A Compact Carrier Quantization Model for Nanoscale MOSFETs Simulation

YIMING LI^{1,2,*}, YEN-YU CHO², CHUAN-SHENG WANG³, PU CHEN², and TING-WEI TANG⁴

¹National Nano Device Laboratories, Hsinchu 300, TAIWAN

²National Chiao Tung University, Hsinchu 300, TAIWAN

³National Tsing Hua University, Hsinchu 300, TAIWAN

⁴University of Massachusetts, Amherst, MA 01033 USA

^{*}Corresponding address: P.O. Box 25-178, Hsinchu city, Hsinchu 300, TAIWAN

Abstract: - Due to the advanced fabrication technology, the oxide thickness is now in the regime of 1.0 nm for nanoscale MOSFETs. The quantization effects and inversion charge density displacement away from the interface of oxide and silicon can not be neglected. The most accurate model for such problem is solving the Schrödinger-Poisson (SP) equations with proper boundary condition in 1D structure. However, for 2D device characteristics and circuit dynamics, solution of the SP equations encounters numerical difficulty and is not ready for practical applications. Various quantum correction models have been proposed for theoretical exploration and verification. In this paper we study the quantization effects and for the first time develop a corresponding charge analytical model in terms of oxide thickness and applied voltage for ultrathin oxide MOSFETs. Based on a comprehensive investigation of charge peak location, peak value, averaged charge displacement, and charge density, the successfully derived compact model accounting for the quantization effects enables fast and accurate characterization of the effective charge density in nanoscale MOSFETs. This new model has computational superiority and can be directly applied for nanoscale device and circuit simulation without solving the SP equations. Compared with the measured C-V data of an ultrathin N-MOSFET, our simulation results demonstrate the model accuracy.

Key-Words: - Compact Model, Quantum Mechanical Effects, Ultrathin Oxide, MOS Devices, C-V Curves

1 Introduction

Modern nanoscale CMOS devices is with gate length of sub-0.1 µm and operating at 0.8 - 1.0 V, so an oxide thickness of the order 1.0 - 3.0 nm is considered, which corresponds to three to five layers of silicon atoms. From theoretical modeling point of view, one of important issues is the inversion charge lowing and transconductance loss due to the quantization of carriers in the channel as well as polysilicon gate depletion effects. In the quantum mechanical model, the density of inversion charge peaks at around 0.8 -1.0 nm below the silicon surface such that gate capacitance and inversion charge are both effectively reduced to those of an equivalent oxide a few angstroms thicker than the physical oxide. Thus, characterization is needed to account for these effects in the choice of design parameters, especially for future 90 - 70 nm MOS technology. Furthermore, many research groups and laboratories have already fabricated N-MOSFETs with gate lengths around 30 - 50 nm [1-5], showing that these feature sizes are feasible in the recent years. As MOSFET devices are

further scaled into this nanoscale regime, it has become vital to include quantum mechanical effects when modeling device behavior. In this nanoscale regime, quantum effects significantly dominate carrier transport. Various quantum mechanical approaches to studying quantum effects for nanoscle devices have been developed [6-13], but most of them are quite complicated.

In general, there have been two approaches to the modeling of these quantum effects: (1) employing full quantum mechanical transport model [14] and (2) adding quantum corrections to the classical transport equations, such as the Van Dort, Hansch, Modified Local Density Approximation (MLDA), Density-Gradient (DG), and effective potential models [6-11,15-17]. These models have their own merits, but still have some limitations in studying the multidimensional nanoscale MOSFETs. In computational electronics, the development of sophisticated and efficient Technology CAD (TCAD) tool [18] provides engineers significant leverage in conducting research into new integrated circuits technologies. For the most of ultrathin oxide MOS devices, it has been well known that the approach with SP equations is the best one because it fully includes the quantum mechanics in a consistent fashion. However, the numerical solution of the SP equations intrinsically is a coupled problem between the system of nonlinear algebraic equations and matrix eigenvalue problem. Moreover, they tend to be unattractive from an industrial point of view since even the most advanced industrial simulation tools currently used are typically still particle based.



Fig. 1. A plot of 2D cross section for nanoscale N-MOS devices.

In this paper, we develop a novel carrier model for characterizing the nanoscale MOSFETs under inversion condition. This quantum correction model is ready for nanoscale MOSFETs device and circuit simulation without solving SP model or quantum correction differential equations. It can be extended for 2D device modeling simulation directly. Our approach to the compact model formulation is based on the exact numerical solution of the SP equations [16,17] and estimation of total charge density, average charge displacement, charge peak location, and peak value systematically. The generalized compact model has no any numerical difficult for incorporating into classical carrier transport models and has very good simulation results. The error for all results is controlled fewer than 5%. A detail comparison and test are presented in the paper. This paper is organized as follows. Sec. 2 states the novel compact charge model. Sec. 3 presents the characterization methodology. Sec. 4 reports and discusses the simulation and measurement for N-MOSFET devices. Sec. 5 draws the conclusions and suggests the future works.

2 Model Formulation

To compute the classical solution as a starting point, we first solve a MOS system as shown in Fig. 1 using the drift-diffusion (DD) approximation [2, 19-23]. The DD equation is then solved self-consistently with the SP equation. The SP equations (1-4) are assumed to have no wave penetration at the Si/SiO₂ interface. The details about the SP equations can be found, for instance [6-17]. It is discretized with the finite volume method; after the discretization we obtained the corresponding system of nonlinear algebraic equations and the matrix of eigenvalue problem. We iteratively solve the coupled problem to obtain the self-consistent solution. In each iteration loop, the discretized Schrödinger Equation leads to a matrix problem. eigenvalue and the corresponding eigenvalues and eigenvectors are then computed with a parallel divided and conquer algorithm together with the QR method [16,17]. Furthermore, the discretized nonlinear Poisson Equation is solved with the monotone iterative method instead of the Newton's Iterative method [19-23]. At least sixteen sub-bands are used in the Schrödinger equation solver, and various T_{ox} and V_G are applied.



Fig. 2. An evolutionary procedure to extract the coefficients formula for the compact charge model for nanoscale N-MOS devices.

Fig. 2 shows the algorithm of extraction procedure to calculate the optimal parameters and the analytical expression for the coefficients [24]. The coefficients $a_0 - a_3$ are extracted subject to 4 different physical constraints.

$$-\frac{\hbar^2}{2}\frac{d}{dz}\frac{1}{m_{ni}^*(z)}\frac{d\Psi_{i,j}}{dz} + E(z)\Psi_{i,j}(z) = E_{i,j}\Psi_{i,j}(z)$$
(1)

$$\frac{d}{dz}(\varepsilon(z)\frac{d}{dz})\phi(z) = \frac{q}{\varepsilon_o}(n(\phi) - p(\phi) + N_A^-)$$
(2)

$$E(z) = -q\phi(z) + \Delta E_c(z)$$
(3)

$$n(\phi) = \frac{k_B T_L}{\pi \hbar^2} \sum_i g_i m_{di}^* \sum_j \ln[1 + \exp(\frac{E_F - E_{i,j}}{k_B T_L})] \Psi_{i,j}^2(z)$$
(4)

With the proposed formulation procedure, the calculated inversion-layer charge densities are then cast into the form

$$n_{QM} = n_{CL} a_0 [1 - \exp(-a_1 (\frac{x}{\lambda_{th}})^2 + a_2 (\frac{x}{\lambda_{th}})^4 - a_3 (\frac{x}{\lambda_{th}})^6)],$$
(5)

where n_{CL} is the classical electron density solved from the Poisson equation and $\lambda_{th} = (\frac{\hbar}{2m^*k_BT})^{1/2}$ is

the thermal wavelength. As shown in Fig. 2, the optimal parameters a_0 , a_1 , a_2 , and a_3 are calculated and calibrated from the SP equations for the proposed model. They are modeled as a function of V_G and T_{ox} . The fitting accuracy of the model to the data in terms of:

- (i) the peak location,
- (ii) the peak charge density,
- (iii) the total inversion charge density, and

(iv) the average displacement from the interface is within 5%. In our simulation, to evaluate stability of the model we define the averaged displacement $\langle y \rangle$ from the oxide-silicon interface.

$$\langle y \rangle = \frac{\int_{0}^{0} yn(y)dy}{\int_{0}^{0} n(y)dy},$$
(6)

where n(y) is the quantum electron density in the bulk. Similarly, we define the total charge Q(y) within the inversion layer, were

$$Q(y) = \int_{0}^{y_{inv}} -qn(y)dy, \qquad (7)$$

where the y_{inv} is the interface point of the inversion layer. Four physical quantities are computed with the derived and SP models as the benchmarks for the coefficients extraction and model characterization.

3 Extraction and Simulation Results

In this section, we perform the extraction of the model coefficients, and the comparison between the proposed model and SP equations are also included. As shown in Figs. 3 - 6, we present the extracted coefficients for a_0 , a_1 , a_2 , and a_3 , respectively, versus applied gate voltage as well as various oxide thicknesses. Fig. 3a and 3b are the plots of the optimal extracted results for the coefficient a_0 . Fig. 3a is the plot of a_0 versus the V_G , where the T_{ox} varies with 1.0, 1.3, 1.6, 2.2, and 3.0 nm, respectively. Fig. 3b indicates the a_0 versus T_{ox} , for $V_G = 0.8$, 1.0, and 1.2 V, respectively. Eq. (8) is the corresponding fitted formula for the coefficient a_0 , and from Fig. 3a we find the a_0 is almost independent of T_{ox} , and has an exponential dependence in terms of V_G . For a given V_G , Fig. 3b again suggests that the a_0 is a constant for all T_{ox} . The variation of the coefficient a_0 versus applied voltage V_G is about 0.25.

As shown in Fig. 4, we plot the a_1 versus the V_G and T_{ox} , respectively. The fitting function is given in Eq. (9). We now have the a_1 is exponential dependence in V_G and linear relation in T_{ox} . The variation of the coefficient a_1 versus applied voltage V_G is about 1.0. The variation of the coefficient a_1 versus oxide thickness is about 0.8. As shown in Fig. 5, because the a_2 values are small and closed to zero, we simply set the a_2 equals 0 in this formulation, Eq. (10). To model the formula for a_3 , as shown in Fig. 6, we find the behavior is more complicated then others. We here assume the a_3 is function of V_{α}^{α} and T_{0x}^{β} , where α and β are two exponents to be determined. The α and β in the coefficient a_3 in Eq. (11) are chosen as 2 and 1.23, respectively. The variation of the coefficient a_3 versus applied voltage V_G is about 4.0. The variation of the coefficient a_1 versus oxide thickness is about 1.2.

$$a_0 = 2.82 - 0.555 \exp(-V_G), \tag{8}$$

$$a_1 = 2.22 - 1.79 \exp(-V_G) - 0.21T_{ox}, \tag{9}$$

$$a_2 = 0$$
, and (10)

$$a_3 = -0.00467 + 1.048V_G^2 / T_{0x}^{1.23}, \tag{11}$$

In Figs. 3 - 6, the symbols are the optimal extracted data for coefficients and lines are the fitted

functions for all cases. All above equation where V_G is in volts and T_{ox} is in nm. The model parameters given in Eqs. (8) - (11) are based on a p-type substrate with $N_A = 10^{17}$ cm⁻³. For other substrate dopings, V_G should be adjusted by an amount equal to a shift in the threshold voltage due to the change in N_A . However, this adjustment is usually very small (~ 0.10 V). For different gate oxide thickness, Fig. 4 shows errors between the calculated optimal a's values and the fitted a's formula for the items (i) ~ (iv) with respect to V_G .







Fig. 4. (a) The plot of a_1 versus V_G . (b) The plot of a_0 versus T_{ox} .









4 Results and Discussion

This section presents the simulation results and gives a comparison of the measured data and calculated results for N-MOSFET capacitance. With the developed model and extracted coefficients, Fig. 7 demonstrates the electron density distribution versus distance away from the Si/SiO₂ interface. The oxide thickness is fixed at 2.2 nm and the applied voltage varies from 0.5 to 1.7 V. The error of the four different evaluation criteria is less than 5 %. For different oxide thicknesses, we have the same results. Fig. 8 shows the electron density distribution versus distance, where the oxide thickness varies from 1.0 nm to 3.0 nm and the applied voltage is at 0.5 V.



Fig. 7. The electron density distribution with the SP equations and our developed model, where the oxide thickness is fixed at 2.2 nm.





Fig. 9 shows the achieved error control for the four type physical quantities: total charge density, average charge displacement, charge peak location, and peak value, we have found that the proposed model has good accuracy for the quantum effects

modeling and simulation. Fig. 10 is a primary result of the model and confirms the observation. We have applied our compact quantum correction model for the inversion charge to the calculation of C-V curves. A 20×20 μ m² N-MOSFET with $T_{ox} = 1.6$ nm SiO₂ film is fabricated and is measured for the C-V curve measurement. The experimentally measured data is shown together with the classical and the SP result in Fig. 10. The classical result is away from the measured data. The SP result and our model result have very closed prediction along with the measured data. The agreement is excellent except for $V_G \ge 1.0$ V. This is expected as we have assumed zero penetration of the wavefunction into the oxide in our SP equation solver. The deviation of the calculated result from the measured data indicates that there is a substantial tunneling through the oxide taking place at $V_G \ge 1.0$ V.



Fig. 9. The error plots of model for the four physical quantities. All errors are less than 5 %.



Fig. 10. A comparison of the simulated and measured C-V curves for the proposed compact model and the SP model.

We have presented an efficient compact carrier quantization model for nanoscale MOSFETs modeling in terms of gate voltage and oxide thickness. This model formulation also can be done with the model in terms of device surface electric filed and oxide thickness. Therefore the derived model can be extended into 2D/3D MOSFETs device modeling and circuit simulation. We would like to point out that our model is continuously differentiable and can be applied for circuit simulation.

5 Conclusions

In this paper, we have studied quantum confinement effects with the developed charge quantization model successfully. The charge analytical model was in terms of oxide thickness and applied voltage for nanoscale MOSFETs. Based on a comprehensive investigation of charge peak location, peak value, averaged charge displacement, and charge density, the successfully derived compact model accounting for the quantization effects enables fast and accurate characterization of the effective charge density in nanoscale MOSFETs. The error for the criteria is less than 5 %. This new model has computational superiority and can be directly applied for nanoscale device and circuit simulation without solving the SP equations. Compared with the measured C-V data of an ultrathin N-MOSFET, our simulation results have demonstrated the model accuracy. This compact quantum correction can directly couple with classical transport models to simulate the nanoscale device transport without additional numerical difficulties. Some future works also should be considered, such as the model can be in terms of the surface electric field, includes the gate current characteristics, and extends into 2D models.

Acknowledgement

This work was supported in part by the NSC of Taiwan under contract No. NSC 90-2112-M-317-001.

References:

- Y. Taur, et al., "CMOS scaling into nanometer regime," Proceedings of the IEEE, Vol. 85, No. 4, 1997, pp. 486-504.
- [2] S.M. Sze, Semiconductor devices, physics and technology, Wiley, New York, 2002.

- [3] C.Y. Chang and S.M. Sze, *ULSI devices*, John Wiley & Sons, New York, 2000.
- [4] R. Chau, et al., "A 50nm Depleted-Substrate CMOS Transistor (DST)," *Tech. Digest IEEE IEDM*, 2001, pp. 29.1-1-29.1-4.
- [5] S. K.-H. Fung, et al., "Gate length scaling accelerated to 30nm regime using ultra-thin film PD-SOI Technology," *Tech. Digest IEEE IEDM*, 2001, pp. 29.3-1-29.3-4.
- [6] D.K. Ferry, et al., "Quantum effects in MOSFETs: use of an effective potential in 3D Monte Carlo simulation of ultra-short channel devices," *Tech. Digest IEEE IEDM*, 2000, pp.287-290.
- [7] M.G. Ancona, et al., "Nonlinear discretization scheme for the density-gradient equations," *Proc. IEEE Inter. Conf. Simulation of Semiconductor Processes and Devices*, 2000, pp. 196-199.
- [8] O. Simonetti, et al., "Extraction of the oxide thickness using a MOS structure quantum model for SiO2 oxide <5 nm thick films," *J. Non-Crystalline Solids*, Vol. 280, No. 1-3, 2001, pp. 110-115.
- [9] A. Wettstein, et al., "Quantum device-simulation with the density-gradient model on unstructured grids," *IEEE Trans. ED*, Vol. 48, No. 2, 2002, pp. 279-284.
- [10] C.-H. Choi, et al., "MOS C-V Characterization of Ultrathin Gate Oxide Thickness (1.3-1.8 nm)," *IEEE EDL.*, Vol. 20, No. 6, 1999, pp. 292-294.
- [11] Y. Omura, et al., "Quantum mechanical influence and estimated errors on interface-state density evaluation by quasi-static C-V measurement," *Solid-State Elect.*, Vol. 44, 2000, pp. 1511-1514.
- [12] D. Bohm, "A Suggested Interpretation of the Quantum Theory in Term of "Hidden" Variables. I," *Physical Review*, Vol. 85, No. 2, 1952, pp. 166-179.
- [13] D. Bohm, "A Suggested Interpretation of the Quantum Theory in Term of "Hidden" Variables. II," *Physical Review*, Vol. 85, No. 2, 1952, pp. 180-193.
- [14] R. Lake, et al., "Single and multiband modeling of quantum electron transport through layered semiconductor devices," J. Appl. Phys. Vol. 81, No. 12, 1997, pp. 7845-7869.

- [15] M.G. Ancona, "Equations of state for silicon inversion layers," *IEEE Trans. Electron Devices*, Vol. 47, No.7, 2000, pp. 1449-1456.
- [16] Yiming Li, et al., "A Novel Parallel Approach for Numerical Solution of the Schrödinger and Poisson Equations in Semiconductor Devices," in "Advances In Scientific Computing, Computational Intelligence and Applications" Ed. N. Mastorakis, et al., WSES press, 2001, pp. 60-65.
- [17] Y. Li, et al., "Numerical Simulation of Quantum Effects in High-k Gate Dielectrics MOS Structures using Quantum Mechanical Models," *Abstract Book* of Conference on Computational Physics 2001 (CCP 2001), Aachen, Sep. 2001, p. B2.
- [18] R. Dutton, et al., "Perspectives on Technology and Technology- Driven CAD.," *IEEE Trans. CAD*, 19(2), 2000, pp. 1544-1560.
- [19] Y. Li, et al., "Monotone Iterative Method and Adaptive Finite Volume Method for Parallel Numerical Simulation of Submicron MOSFET Devices," in "Topics in Applied and Theoretical Mathematics and Computer Science" Ed. V. V. Kluev, et al., WSEAS Press, 2001, pp. 25-30.
- [20] Y. Li, "A Monotone Iterative Method for Semiconductor Device Drift Diffusion Equations," WSEAS Trans. on Systems, Vol. 1, No. 1, 2002, pp. 68-73.
- [21] Y. Li, et al., "A Novel Approach for the Two-Dimensional Simulation of Submicron MOSFET's Using Monotone Iterative Method," *IEEE Proc. Inter. Symp. VLSI-TSA*, 1999, pp. 27-30.
- [22] Y. Li, et al., "Monotone Iterative Method for Parallel Numerical Solution of 3D Semiconductor Poisson Equation," in "Advances in Scientific Computing, Computational Intelligence and Applications" Ed. N. Mastorakis, et al., WSES Press, 2001, pp. 54-59.
- [23] Y. Li, et al., "A new parallel adaptive finite volume method for the numerical simulation of semiconductor devices," *Computer Physics Communications*, Vol. 142, No. 1-3, 2001, pp. 285-289.
- [24] Y. Li et al., "Optimal Model Parameters Extraction for Semiconductor Device Simulation with a Genetic Algorithm," WSEAS Trans. on Systems, Vol. 1, No. 2, 2002, pp. 303-308.