

Simulation of Electro-Thermal Effects in Device and Circuit

S. SHARIFIAN ATTAR¹, M.C.E. YAGOUR² and F. MOHAMMADI¹

¹Ryerson University, Electrical and Computer Engineering Department

²University of Ottawa, School of Information Technology and Engineering

Ryerson University, 350, Victoria Street, Toronto, ON, M5B 2K3

CANADA

Abstract: This paper describes a computer environment that supports the simultaneous electrical and thermal interactions at device and chip level. A circuit simulator and a finite element thermal simulator are coupled through an application program interface that synchronizes the transfer of information between two simulators. Temperature dependent thermal conductivity of silicon is taken into account by solving the nonlinear heat diffusion equation. This method is applied to perform electro-thermal analysis of bipolar junction transistor (BJT) to predict the temperature distribution and the device performance in a circuit. The performance of the device was evaluated by coupling both electrical and thermal analysis. In addition, power dissipation was computed for each part of the device including collector, emitter and base.

Key-Words: Microelectronics, Electro-thermal Analysis, Thermal Modeling, Numerical Simulation, Si BJT and Thermal Effects.

1 Introduction

Shrinking device sizes and higher integration densities are giving rise to a number of new challenges in designing the next generation of integrated electronic circuits. Many roadmaps now recognize advanced electro-thermal analysis as one of the major challenges in electronic product innovation [1]. The reasons are due to ongoing push of technology towards higher speed and device density and/or higher power and increased complexity. The compounding effects of size reduction and increased power lead invariably to higher heat generation per unit area. Without accurate prediction of the temperature at device and chip level, it is impossible to determine properly the devices' electrical characteristics and therefore devices may be at risk of overheating thus causing early device failure [2,3].

Many efforts have been performed to obtain temperature gradients in time and space at device level and to attain a consistent electro-thermal simulator to be able to evaluate the circuit performance at different temperatures prior to the manufacturing [4-8].

There are two principal methods to model thermal issues in electronic design on system, board, package, chip, and device level, the relaxation method and the direct method.

Relaxation technique: In this technique an interface program couples two powerful electrical and thermal simulators. Hence, almost any thermal model can be applied and any nonlinearity of the system can be easily considered. The advantage of

this technique is the relative simplicity of its implementation.

Direct technique: In this technique [5] a number of electrical and thermal equations are solved simultaneously. This method requires some assumptions and changes in the actual model so it can be evaluated with a standard model [9]. The drawback is that it requires a more complex implementation than the relaxation method and specialization of electrical or thermal problem solving methods cannot be implemented.

Typical devices such as, bipolar junction transistors (BJT) have a specific current density characteristic that makes them suitable to be implemented in short-pulse, high power applications [10]. Since BJTs commonly utilize in high power applications, temperature effects on device performance need to be carefully considered.

The rest of the paper is organized as follows. In section 2, the methodology and implementation of an electro-thermal simulator using the relaxation method is described. In section 3, the capabilities of the simulator is demonstrated on a benchmark problem and the obtained results are evaluated. Conclusion and further work are presented in section 4.

2 Methodology

An algorithm was developed in MATLAB [11] to create an interface between SPICE [12], as the electrical simulator, and COMSOL [13], as the

thermal simulator. By implementing this algorithm, an electro-thermal simulator to analyze different electronic circuits and devices has been obtained. The implementation of the electro-thermal simulator requires: a) communication between two simulators to receive and to send calculated parameters to another simulator b) time step c) convergence test. The developed algorithm in MATLAB controls these requirements. The flow chart of electro-thermal simulator is shown in Fig. 1.

The procedure begins by computing power dissipation in SPICE at a given time step and temperature. This power dissipation is imported to COMSOL as the heat source of the thermal model through MATLAB. The three-dimensional finite element model generated by COMSOL is used to obtain temperature distribution in the thermal model according to the defined heat source. Time dependent thermal equation is solved in COMSOL at a given time step to extract the junction temperature, and temperature profile. The circuit simulator waits while temperatures are calculated by thermal simulator. Thus, for each iteration of the circuit simulator, several thermal iterations might be required since temperature becomes a new parameter for the circuit simulator. Therefore a more accurate thermal behaviour of the system is available. The new junction temperature is imported to SPICE and the power dissipation is up-dated, by taking the new temperature profile into account. Every time that SPICE computes new power dissipation according to the new temperature profile, this dissipated power is compared to the previously calculated power dissipation. The loop should be continued until the difference is smaller than the specified error, ϵ . If the convergence achieved, the next time step will begin.

The convergence behavior of simulator may be affected by the choice of proper initial conditions for the first time interval. Each time interval applies the results of the previous time step as its initial condition.

The advantage of the proposed method is the availability of two powerful circuits and thermal simulator. Therefore, complex electrical and thermal issues can be properly addressed. For instance, temperature dependent thermal conductivity of semiconductor material can be considered in the thermal modeling process. In addition, detail three-dimensional thermal analysis of the internal structure of the semiconductor device and the inclusion of circuit metal interconnects of devices can be performed.




Fig. 1: Flow chart of electro-thermal simulator.

3 Application Example

Three-dimensional thermal simulation was performed for the active device (BJT) located on a $1\text{cm} \times 1\text{cm} \times 0.035\text{ cm}$ chips. The size of the active device was $400\text{ }\mu\text{m} \times 300\text{ }\mu\text{m} \times 10\text{ }\mu\text{m}$ [14]. To verify the simulator at this stage, only one device has been considered. The device was modeled in SPICE, whereas the chip structure was modeled in COMSOL.

In SPICE, Q2N3904 silicon bipolar transistor was biased in a moderate operating point. The collector-emitter voltage, V_{ce} , was 10V and the collector current, I_c , was 182.37mA. At ambient temperature (27°C), when input voltage of base-emitter, V_{be} , was 0.85 V DC, the power dissipation was computed 1.83 Watts.

The three-dimensional finite element model shown in Fig. 2 was developed to simulate the thermal behavior using COMSOL code. The chip and the active device were modeled using approximately 11000 solid elements as shown in Fig. 2.

The governing heat transfer equation is given in the following form:

$$\nabla(k(T)\nabla T) + Q = \rho c_p \frac{\partial T}{\partial t}$$

subjected to thermal boundary condition:

$$k \frac{\partial T}{\partial n} + hT = f$$

and the initial temperature condition:

$$T_{t=0} = F$$

Where T denotes the temperature ($^{\circ}\text{C}$), t denotes time (s), ρ (kg/m^3) is the density, c_p ($\text{J/kg}^{\circ}\text{K}$) is the specific heat capacity, k ($\text{W/m}^{\circ}\text{K}$) is the thermal conductivity and k_0 is the thermal conductivity at 300°K . They were specified according to silicon characteristics in this model. Q (W/m^3) is the heat source density which was defined according to the power dissipation. h is the heat transfer coefficient ($\text{W/(m}^2\text{C}^{\circ}\text{)}$), f is an arbitrary function, F is the initial temperature and n is the outward direction normal to the surface. The heat diffusion equation is non-linear by virtue of the thermal conductivity being temperature dependent.

The following boundary conditions were applied: There is a thermal resistance at the backside of the substrate. Therefore, the backside heat flux, q W/m^2 , was defined as:

$$q = \left(\frac{1}{r_{th,b}} \right) \times (T_{amb} - T)$$

Where $r_{th,b} = R_{th,b} \times A_b$. A_b is the backside area.

$R_{th,b}$ was obtained by measurement in [7] equal to 16 K/W. Thermal isolation was considered at the side walls and the top.

Silicon thermal conductivity was considered nonlinear [10]. The thermal characteristics used for silicon are listed in Table 1 [12]. An initial temperature of 27°C was applied to computational domain.

Table 1: Silicon thermal characteristics.

ρ (kg/m^3)	2330
c_p ($\text{J/kg}^{\circ}\text{K}$)	703
k_0 ($\text{W/m}^{\circ}\text{K}$)	163
k ($\text{W/m}^{\circ}\text{K}$)	$k_0 \times 163 \times \left(\frac{T}{300} \right)^{\left(\frac{-4}{3} \right)}$




Fig. 2: Finite element model and boundary conditions.

The temperature contour obtained from the finite elements simulation, with a device power dissipation of 1.83W, is shown in Fig. 3.

As shown in Fig. 3, the maximum temperature was 88.4°C . It can be observed that the maximum temperature occurred at the device junction (T_j).

During coupled simulation SPICE sends the power dissipation P of the transistor and receives the temperature T_j of the device from COMSOL.




Fig. 3: 3D temperature distribution at a power dissipation of 1.83W.

The power dissipation-temperature curve is also shown in Fig. 4. It indicates that the converged temperature is 107.2°C . Power dissipation increased from 1.83W to 4.5W at T_j . This indicates the importance of an electro-thermal simulation.




Fig. 4: Device power variations versus its temperature.

Fig. 5 shows the variations of collector current versus collector-emitter voltage when temperature rises to T_j . I_c varied from 183mA to 448 mA. Hence, the operating point changes.




Fig. 5: I_c versus V_{ce} while device was reaching its junction temperature.

As noted earlier, during the thermal simulation efforts the device has been modeled as a flat plate. This model has been improved to take into account more detailed structure of semiconductor device which include substrate, collector, base and emitter.

Thermal simulation was performed on the device itself to investigate temperature distribution in base, emitter and collector structure, when the device reached its junction temperature.

The following device dimensions were considered: collector volume = $400 \times 300 \times 10 \mu m^3$, base volume = $150 \times 150 \times 0.8 \mu m^3$ and emitter volume = $5 \times 5 \times 0.5 \mu m^3$. Heat source in each subdomain is the power dissipation density of the subdomain. Considering the operating point at collector-emitter voltage of 10V and collector current of 182.37mA, collector power dissipation was 1.83W, emitter power dissipation was 1.8W and base power dissipation was 0.0018W. As the result of the previous simulation shown in Fig. 3,

the maximum temperature in the chip increased, however, the substrate temperature remained reasonably constant. Therefore, to set the boundary conditions of the device, the backside was considered as the ambient temperature which was $27^\circ C$ in this example. The side walls and the top were thermal insulation.

Fig. 6 indicates temperature distribution in different parts of the device. The temperature distribution inside device reveals substantial temperature difference between major heat source located in collector area and thermally sensitive area of emitter-base junction. The junction temperature was computed $87^\circ C$. Fig. 6 indicates that the emitter is the hottest part of the device.




Fig. 6: Temperature distribution in the BJT.

4 Conclusion

Based on the relaxation approach, a methodology and an algorithm to analyze the electro-thermal behavior of device and integrated circuits has been presented. A circuit simulator and a finite element thermal simulator were coupled through an application program interface that synchronizes the transfer of information between two simulators. Thermal simulator is able to cope with the material non-linearity of semiconductor material and complex geometry. This is based on the application of non-linear heat flow differential equation in semiconductor material. It has been shown that thermal issues are critical and must be considered during their early design phase. The simulation results indicate that the electro-thermal simulator can quickly find the temperature profile of the chip. In addition, detail analysis of internal structure of the semiconductor device indicates substantial temperature difference between major heat source located in collector area

and thermally sensitive area of emitter-base junction. Future work will be directed to the extraction of compact electro-thermal model of electronic systems.

Acknowledgments:

The authors would like to acknowledge the supports provided by National Science and Engineering Council of Canada (NSERC) and Ryerson University.

References:

- [1] "The National Technology Roadmap for Semiconductors", Semiconductor Industry Association Roadmap.
- [2] M. N. Sabry, "Scale Effects on Fluid Flow and heat Transfer in Microchannels". *IEEE Trans. on Components and Packaging Technologies*, Vol. 23, No. 3, pp. 562-567, Sept. 2000.
- [3] E. Bosch and C. Lasance, "Accurate Measurement of Interface Thermal Resistance by Means of a Transient Method", *Proc. 16th SEMITHERM*, San Jose CA, pp.167-173, 2000.
- [4] F. Mohammadi, K. Meres and M.C.E. Yagoub, "Thermal Analysis of the Interconnect Metals in Integrated Circuits", *WSEAS Transactions on Circuits and Systems* Vol. 4, No. 2, pp. 155-160, Feb. 2005.
- [5] V. Szekely, A. Poppe, A. Pahi, A. Csendes, G. Hajas, and M. Rencz, "Electro-thermal and logi-thermal simulation of VLSI designs," *IEEE Trans. on Very Large Scale Integration (VLSI)*, vol. 5, Issue 3, pp. 258 – 269, September, 1997.
- [6] T. Veijola, and M. Valtonen, "Combined Electrical and Thermal Circuit Simulation Using APLAC, Part A: Implementation and Basic Component Models,"
- [7] Cheng Yi-Kan Cheng, Tsai Ching-Han Tsai, Teng Chin-Chi Teng, (Steve) Kang Sung-Mo (Steve) Kang, and Ching-Yang Teng, *Electrothermal Analysis of VLSI Systems*. Springer, 2000.
- [8] S. Wunsche, C. Clauss, P. Schwarz, F. Winkler, "Electro-thermal circuit simulation using simulator coupling," *IEEE Transactions on Very Large Scale Integration (VLSI)*, vol.5, Issue 3, pp. 277-282, September, 1997.
- [9] E. Sokolowska, M. Barszcz, and B. Kaminska, "TED Thermo Electrical Designer: a New Physical Design Verification Tool," *ISQED*, pp. 164 – 168, March, 2005.
- [10] "Some Recent Developments in RF and Microwave Circuit Integration," *High Frequency Electronics, Summit Technical Media, LLC*, March 2004.
- [11] The MathWorks Inc., "MATLAB Documentation," 3 Apple Hill Dr. Natick, MA 01760-2098, 2004.
- [12] MicroSim Corp., "PSpice Circuit Analysis Program," Irvine, CA92718 USA.
- [13] COMSOL Inc., "COMSOL Documentation, Modeling Guide," Burlington MA 01803, 2005.
- [14] Wei Liu, "Electro-Thermal Simulation and Measurements of Silicon Carbide Power Transistors," *Doctoral thesis, Royal Institute of Technology*, 2004.