An Effective Joint Implementation Design of Channel Equalizer and DDC for WDAR Receiver

YAN JIHONG, CAO GANG, XIE BIN, WU GAOKUI, HE ZISHU
School of Electronic Engineering
University of Electronic Science and Technology of China
No. 2006, Xiyuan Road, West District of High-tech, Chengdu, P. R. China (611731)
CHENG DU, CHINA
yanjihong_21cn@126.com, caogang0926@163.com, 927xiebin@163.com,uestckui@foxmail.com, zshe@uestc.edu.cn

Abstract: In this paper, the technique of digital down conversion (DDC) and channel equalization in wideband digital array radar (WDAR) are introduced. The analysis about the frequency domain equalization algorithm based on weighted least squares (WLS) is derived in detail at first. Then, an efficient DDC based on polyphase structure with intermediate frequency (IF) bandpass sampling is presented. Moreover, a simple structure which combines equalizer and DDC is proposed, which is proven to be valid, feasible and efficient. A design example is given and the FPGA resource consumption saving is discussed also. The corresponding simulations and test results demonstrate the effectiveness of the proposed DDC and show that the performance of the channel mismatch after equalization is improved obviously.

Key-Words: wideband digital array radar (WDAR), channel equalization, bandpass sampling, digital down conversion (DDC), polyphase structure

1 Introduction
Digital array radar (DAR), a kind of fully digitized array antenna radar, applies for the digital technique in both of transmitting and receiving. It can realize beam forming and beam steering control via using amplitude-phase weighting and digital delay in baseband. Therefore, it makes the implementation easy for low side lobe, multi-beam and multi-target processing, adaptive anti-jamming, wideband and wide-angle scanning. The DAR that uses wideband waveforms is called wideband DAR(WDAR). Compared with conventional radar, there are many advantages for WDAR, such as high dynamic range (DR), high resolution, multifunction, rapid multi-beam steering, low side lobe, multi-target tracking, anti-jamming, adaptive processing, target identification and discrimination [1-3]. Hence, the development of WDAR is of great importance.

Superheterodyne receiver technique is widely used in communication and radar receivers. With the development of the effective analogue-to-digital converters (ADC), the application specific integrated circuit (ASIC) devices, digital signal processing (DSP) technique, digital receiver has gradually become popular in recent years. The digital receiver, which performs the digital conversion process close to the antenna and carries out various functions by changing the software on a universal hardware platform, is a typical application of software radio in radar receiver. The received wideband signal with high frequency is hard to be processed directly. Nowadays, DDC, DSP and intermediate frequency (IF) digital technique, which can decrease the difficulty of sampling, place a dominant role in receiver systems [2,3]. As a key to digital receivers, DDC technique has more and more wide application in radar systems.

Most tasks of the WDAR receiver are completed in digital signal processors after sampling and DDC. Therefore, it must ensure that the amplitude and phase of the digital baseband signals processed via ADC and DDC identical with each other. This requires distortionless array channels for the whole signal bandwidth and identical frequency responses for all channels. However, the differences between the analog circuits in each channel will cause inconsistent amplitude and phase responses of receiver and transmitter channels in WDAR. The differences among the frequency responses of the channels are called channel mismatch. The channel mismatch will seriously affect the DBF performance of WDAR [4-8].

This paper is organized as follows. In section 2 the frequency-domain equalization algorithm based on weighted least squares is analyzed in detail.
Section 3 presents several different structures of DDC and shows a design example. By considering this example, a simple structure which combines equalizer and DDC is proposed in section 4. The corresponding simulation and test results are shown in section 5. Finally, section 6 concludes the paper.

2 Equalization Theory and Algorithm

The equalizer, a digital filter, is inserted behind each receiver channel to reduce channel mismatch. The processing structure is shown in Fig.1.

![Fig.1 The equalization structure](image)

If the frequency response of each receiver channel and that of each equalizer are denoted by $R_i(\omega)$ and $E_i(\omega)$, respectively, the equalized channel frequency response $H_i(\omega)$ equals to their product

$$H_i(\omega) = R_i(\omega) \cdot E_i(\omega) \quad i = 1, 2, ..., N$$

where $N$ is the number of channels.

The result of the equalization is that all $H_i(\omega)$ are identical with each other and equal to the frequency response of a reference channel. This can be written as

$$H_i(\omega) = H_2(\omega) = \cdots = H_N(\omega) = H_{ref}(\omega)$$

So the frequency response of each equalizer can be expressed as follow

$$E_i(\omega) = H_{ref}(\omega) / R_i(\omega) \quad i = 1, 2, ..., N$$

A linear frequency modulation (LFM) signal is fed into every mismatched channel under the radar calibration mode. The reference channel could be an ideal channel or one of the receiver channels. In this paper, we consider the ideal channel.

Define the outputs of receiver channels as $R_i(m), \cdots, R_N(m)$ which are the discrete values of $R_i(\omega), \cdots, R_N(\omega)$.

$$H_{ref}(\omega)$$

is the frequency response of the ideal channel and usually is given as

$$H_{ref}(\omega) = e^{-j\omega(\tau-1)\tau/2}$$

where $L$ is the order of equalizer and $\tau$ is the unit time delay of equalizer. Its corresponding discrete value is $H_{ref}(m)$.

So the discrete value of $E_i(\omega)$ should be

$$E_i(m) = H_{ref}(m) / R_i(m) \quad i = 1, 2, ..., N$$

In order to compensate the channel mismatch, it is common to insert an adaptive Finite Impulse Response (FIR) filter as an equalizer to a mismatched channel [9-12,15]. At this time, the equalizer is a FIR filter of $L$ order. As a matter of fact, the main issue becomes that how to determine coefficients adaptively for an FIR equalizer.

The FIR equalizer frequency response is

$$F_s(\omega) = \sum_{l=0}^{L-1} h_l(1)e^{-j\omega T} = a^T(\omega)h_l$$

$$a(\omega) = [1, e^{-j\omega T}, ..., e^{-j\omega (N-1)T}]^T$$

$$h_l = [h_l(0), h_l(1), ..., h_l(L-1)]^T$$

where $\tau$ is the unit time delay of equalizer and $T$ denotes transpose of a matrix.

Usually, the Weighted Least Square Fitting (WLSF) method is applied for approximating $F_s(\omega)$ to $E_i(\omega)$. The optimum coefficient vector $h_l$ should satisfy

$$\min_{h_l} \sum_{m=0}^{L-1} W(m) \cdot (E_i(m) - a^T(m)h_l)^2$$

$$= \min_{h_l} \left( \|W \cdot (E_i - Ah_l)\|^2 \right)$$
where $W$ is a weighting matrix which is related to the required fitting accuracy for different frequency. $W(i)$ is a window function which could be, for example, Hanning window, Triangle window, Hamming window and cosine window, and so on. These window functions improves the fitting accuracy in center of passband [9].

Matrix $A$ is a full rank matrix since it is composed of $L$ linearly uncorrelated row vectors. The least square solution problem in equation (9) can be obtained by quadrature decomposition method [10-12]. Thus, $h_i$ can be obtained by equation (14) or (15).

1) $h_i = R^{-1} \cdot d$ (14)

where $R = A'' \cdot W^* \cdot W \cdot A$, $d = A'' \cdot W^* \cdot W \cdot E_i$, “*” represents complex conjugate, “+” represents complex conjugate transposition.

2) $h_i = (W \cdot A)^* \cdot (W \cdot E_i)$ (15)

where “+” represents Pseudo-inverse transformation.

3 DDC for WDAR

Thanks to the development of high performance ADC, ASIC devices and DSP technique, digital receiver has gradually become popular in recent years. However, the frequency of the signal received by the antennas is usually larger than 1GHz and is thereby difficult to process directly. Hence, IF digitalization including bandpass sampling and DDC is often used as a tradeoff.

3.1 Typical IF DDC Structure

A typical DDC structure is shown in fig.2. For narrow band signal, it usually has a relatively low sample rate and can be implemented with typical DDC structure directly. However, for wide band signal, it often requires a higher sample rate. It results in the problem that the digital mixers and filters should work with high data rate. Whereas, due to the limitation of current hardware, the method shown in fig.2 is difficult to work effectively for wideband signal in real time, that is, it is hard to realize wideband DDC with current ASIC devices. In fact, the speed and number of multipliers in mixers and filters are very important for determining the speed and resource consumption of ASIC devices.

3.2 DDC Based on Postpositional Mixer Structure

We can express the Numerically Controlled Oscillator (NCO) in complex form, then the typical DDC structure can be depicted as the structure in Fig.3.

![Fig.2 Typical DDC structure](image-url)

![Fig.3 DDC in Complex form](image-url)
\[
y(n) = \sum_{m=0}^{N-1} h(m)x(n-m)e^{j2\pi f_o(n-m)}
\]
\[
= e^{j2\pi f_o n T} \sum_{m=0}^{N-1} h(m)e^{-j2\pi f_o m T} x(n-m)
\]  
(16)

where \( f_o \) is the NCO frequency, and \( N \) is the filter order.

\[x(n) \quad c(n) \quad e^{j2\pi f_o n T} \quad y_o(n) \quad D \quad y_o(D)\]

**Fig.4 Exchange mixer and filter**

\[x(n) \quad c(n) \quad D \quad e^{j2\pi f_o n T} \quad y_o(n)\]

**Fig.5 Postpositional mixer structure**

Let \( h(n)e^{-j2\pi f_o n T} = c(n) \), then the \( c(n) \) can be regard as a new filter. According to the above equation, the mixer can be exchanged with the filter as it is shown in Fig.4. The output \( y_o(D) \) is obtained by decimating \( y(n) \), which means to discard some data in \( y(n) \). If these data are discarded before mixing, the mixer and the decimator can be exchanged too. Then we get the postpositional mixer structure as it is shown in Fig.5. It is equal the structure in Fig.3. The output is

\[
y_o(n) = y(nD)
\]

\[e^{j2\pi f_o n D} \sum_{m=0}^{N-1} h(m)e^{-j2\pi f_o m T} x(nD-m)\]

(17)

The rate of input signal \( x(n) \) is the sampling frequency \( f_s \), but the rate of output signal \( y_o(n) \) is \( f_s/D \). Therefore, the multiplication rate in mixer decreases from \( f_s \) to \( f_s/D \) [13].

### 3.3 DDC Based on Polyphase Structure

The multi-rate signal processing provides us with a new method to implement DDC efficiently. According to the polyphase decomposition and the cascade equivalence shown in fig.6, a new wideband DDC structure is depicted in fig.7(a), where \( h_1,h_2,...,h_M \) and \( W_1,W_2,...,W_M \) are obtained from the prototype filter and the original mixer coefficients by polyphase decomposition, respectively.

\[
\begin{array}{ccc}
x(n) & M & y(m) \\
\phi(n) & & \\
\hline
y(n) & M & y(m) \\
\phi(n) & & \\
\end{array}
\]

**Fig.6 Cascade equivalence**

\[
\begin{array}{ccc}
x(n) & M & y(m) \\
\phi(n) & & \\
\hline
y(n) & M & y(m) \\
\phi(n) & & \\
\end{array}
\]

**Fig.7(a) DDC 1 based on polyphase structure**

The use of famous polyphase decomposition structure can decrease the rate of filter in DDC. If we substitute polyphase decomposition structure for polyphase decomposition structure, each branch of polyphase filter works at \( f_s/D \) and their total order is also \( N \).

To improve the Signal-to-Noise Ratio (SNR) of output baseband signal, in fact, the filter order is pretty high. This is likely to result in large numbers of multiplier consumption in ASIC chip. In postpositional mixer structure, the \( c(n) \) is complex and should be divided into real part and image part. In typical DDC structure, the filters of \( I \) channel are the same as that of \( Q \) channel. If we shared the filters, the resource consumption of realizing the filters especially the multiplier consumption could be reduced by half.

\[
\begin{array}{ccc}
x(n) & M & y(m) \\
\phi(n) & & \\
\hline
y(n) & M & y(m) \\
\phi(n) & & \\
\end{array}
\]

**Fig.7(b) DDC 2 based on polyphase structure**

The complex NCO data can be expressed as

\[
e^{j2\pi f_o n T} = e^{j2\pi f_o n T/D} = e^{j2\pi f_o n T/D} \]  
(18)
where \( m \) and \( M \) are two integers and their common divisor are eliminated, so the period of NCO data is \( M \). As it is shown in Fig.7(b) NCO data \( s_0(n), s_1(n), ..., s_{D-1}(n) \), are distributed to \( D \) branches periodically. NCO data \( s_i(n) \) of each branch is a constant if \( M \) is equal to \( D \). So the mixers in Fig.7(a) could be placed after the polyphase filters. In addition, the filter bank in \( I \) channel and \( Q \) channel can be shared. As we can see from the Fig.7(b), the DDC structure is efficient but the following condition must be satisfied

\[
\begin{align*}
  \frac{f_o}{f_s} &= \frac{m}{M}, \quad m = 1 \cdots M - 1 \\
  \frac{f_s}{M} &= \frac{f}{D} = f_{out}
\end{align*}
\]

(19)

### 3.4 A DDC Example

![Fig.8 LFM frequency spectrum after sampling](image)

Fig.8 LFM frequency spectrum after sampling

![Fig.9 A wideband DDC design](image)

Fig.9 A wideband DDC design

On the basis of the analysis and deduction above, we carry out a wideband DDC design with the DDC structure 2 based on polyphase structure. Suppose that the input is linear frequency modulation (LFM) signals, the center frequency of the intermediate frequency (IF) signal is \( f_0 = 120\, \text{MHz} \), the signal bandwidth is \( B = 50\, \text{MHz} \) and the width of linear frequency modulation (LFM) rectangle pulse signal is \( T = 40\, \mu\text{s} \).

The frequency spectrum of intermediate frequency signal after sampling is shown in Fig.8.

![Fig.10 Frequency spectrum of filter](image)

Fig.10 Frequency spectrum of filter

When using intermediate frequency bandpass sampling, we must follow this principle:

\[
\begin{align*}
  \frac{2f_{hi}}{n} &\leq f_s \leq \frac{2f_{li}}{n - 1} \\
  2n &\leq \frac{f_{hi} - f_{li}}{f_{hi} - f_i}
\end{align*}
\]

(20)

where \( f_{hi} = f_0 + B/2 = 145\, \text{MHz} \) and \( f_{li} = f_0 - B/2 = 95\, \text{MHz} \), so \( n = 2 \) and \( 145\, \text{MHz} \leq f_s \leq 190\, \text{MHz} \).

Because the spectrum of LFM signal is symmetrical, the output rate must be higher than \( 50\, \text{MHz} \) according to the Nyquist sampling theory. It is determined that the sampling frequency is \( f_s = 180\, \text{MHz} \), \( M = D = 3 \), so the output rate is \( 60\, \text{MHz} \). According to equation (19), it can be deduced that

\[
\frac{f_o}{f_s} = \frac{m}{180} = \frac{60}{180} = \frac{1}{3}
\]

(21)

Since the NCO data in Fig.7(b) are complex, it should be realized by real part and image part respectively. When \( M = 3 \), the real parts of NCO data are \( \cos(2\pi nm/M) = \cos(2\pi n/3) \). They are periodic and the fundament data are \( 1, -1/2, -1/2 \).
Similarly the image parts of NCO data are \( \sin(2\pi nm/M) = \sin(2\pi n/3) \). They are periodic and the fundamental data are \( 0, \sqrt{3}/2, -\sqrt{3}/2 \).

The block diagram of this example is shown in Fig.9. All multipliers work at 180MHz. The filter total order is 111, so the filter can be divided into 37 order filter. The spectrum of filter after sampling is shown in Fig.10.

For this filter, the parameters would be

- **Passband**: \( \geq \frac{B/2}{f_s} \times 2\pi = \frac{25}{180} \times 2\pi = \frac{5}{18} \pi \);  
- **Stopband**: \( \leq \frac{(f_s/3)/2}{f_s} \times 2\pi = \frac{30}{180} \times 2\pi = \frac{1}{3} \pi \);  
- **Passband ripple**: 0.5dB;  
- **Stopband attenuation**: 90dB

The output can be depicted as follow.

\[
x_i(n) = x_1(n) \cdot \cos(0) + x_2(n) \cdot \cos\left(\frac{2\pi}{3}\right) + x_3(n) \cdot \cos\left(-\frac{4\pi}{3}\right) \\
= x_1(n) + x_2(n) \cdot \left(-\frac{1}{2}\right) + x_3(n) \cdot \left(-\frac{1}{2}\right) \\
= x_i(n) - \frac{1}{2} \left[ x_2(n) + x_3(n) \right] \quad (22)
\]

\[
x_o(n) = x_1(n) \cdot \sin(0) + x_2(n) \cdot \sin\left(\frac{2\pi}{3}\right) + x_3(n) \cdot \sin\left(-\frac{4\pi}{3}\right) \\
= x_1(n) \cdot 0 + x_2(n) \cdot \left(\frac{\sqrt{3}}{2}\right) + x_3(n) \cdot \left(-\frac{\sqrt{3}}{2}\right) \\
= \frac{\sqrt{3}}{2} \left[ x_2(n) - x_3(n) \right] \quad (23)
\]

where “\(*\)” denote convolution.

The in-phase and in quadrature baseband signal are obtained after sampling and proposed DDC. The frequency spectrum of baseband signal is shown in Fig.11. The output rate is 60MHz, and the baseband signal bandwidth is 50MHz.

As shown in Fig.11, frequency spectrum of baseband signal without aliasing distortion is relatively flat in its passband. According to the simulation result, the DDC structure based on polyphase filter is proved correct.

Building a wideband digital down converter in FPGA, the working speed and the number of multipliers are most important because they will determine the wideband digital receiver’s speed and resource consumption. The basic principle for high-speed and real-time signal processing is to reduce the cost and make full use of the hardware resources by algorithm and software optimization.

With the development of FPGA chip, the number and speed of multipliers upgrade quickly. Based on the speed priority principle we can easily find a FPGA chip out to realize the proposed DDC structure in Fig.8. The multipliers work at 180MHz. The product of 1/2 and \( [x_2(n) - x_3(n)] \) can easily obtained by bit shift technique, so can 1/2 and \( [x_2(n) + x_3(n)] \). So the total using number of multipliers is 38, therein 37 time division multiplexed multipliers used to carry out polyphase filter and one multiplier used to carry out multiplying \( \sqrt{3} \) and \( [x_2(n) - x_3(n)] \).

The DDC structure based on polyphase filter proposed in this paper adopts an appropriate multiplication rate and save a lot of hardware resources especially in multiplier consumption.

For this filter, the parameters would be

- **Passband**: \( \geq \frac{B/2}{f_s} \times 2\pi = \frac{25}{180} \times 2\pi = \frac{5}{18} \pi \);  
- **Stopband**: \( \leq \frac{(f_s/3)/2}{f_s} \times 2\pi = \frac{30}{180} \times 2\pi = \frac{1}{3} \pi \);  
- **Passband ripple**: 0.5dB;  
- **Stopband attenuation**: 90dB

The output can be depicted as follow.

\[
x_i(n) = x_1(n) \cdot \cos(0) + x_2(n) \cdot \cos\left(\frac{2\pi}{3}\right) + x_3(n) \cdot \cos\left(-\frac{4\pi}{3}\right) \\
= x_1(n) + x_2(n) \cdot \left(-\frac{1}{2}\right) + x_3(n) \cdot \left(-\frac{1}{2}\right) \\
= x_i(n) - \frac{1}{2} \left[ x_2(n) + x_3(n) \right] \quad (22)
\]

\[
x_o(n) = x_1(n) \cdot \sin(0) + x_2(n) \cdot \sin\left(\frac{2\pi}{3}\right) + x_3(n) \cdot \sin\left(-\frac{4\pi}{3}\right) \\
= x_1(n) \cdot 0 + x_2(n) \cdot \left(\frac{\sqrt{3}}{2}\right) + x_3(n) \cdot \left(-\frac{\sqrt{3}}{2}\right) \\
= \frac{\sqrt{3}}{2} \left[ x_2(n) - x_3(n) \right] \quad (23)
\]

where “\(*\)” denote convolution.

![Fig.11 Frequency spectrum of baseband](image-url)
Fig. 13 Equalizer behind typical DDC

Fig. 14 Equalizer behind DDC based on polyphase structure

Fig. 15 Equalizer embedded in DDC based on polyphase structure
4 Joint Implementation Design of DDC and Channel Equalizer

Most tasks of WDAR receiver are implemented in digital signal processors after sampling and DDC. Therefore, amplitude and phase of the digital baseband signals processed via ADC and digital down converters should be identical with each other.

In many application situations, we always suffer from the problems of the amplitude and phase error among different channels [9-12,14]. The frequency dependent interchannel mismatch may severely make the wideband digital arrays performance degrades. It is a hard nut to crack with analog devices. But now it can be easily resolved through the use of digital devices. In order to compensate the mismatch, we usually insert an adaptive FIR filter as an equalizer to a mismatch channel [15].

Suppose that the digital baseband signal after DDC and filter is \( x_i(n) + jx_\varphi(n) \), the equalization filter is \( h(n) = h_i(n) + jh_\varphi(n) \), and the order of the equalization filter is \( L \). So the digital baseband signal after the equalization filter can be expressed as

\[
y(n) = (x_i(n) + jx_\varphi(n)) * (h_i(n) + jh_\varphi(n))
\] (24)

It can be expanded into

\[
y(n) = (x_i(n)*h_i(n) - x_\varphi(n)*h_\varphi(n)) + j(x_i(n)*h_\varphi(n) + x_\varphi(n)*h_i(n))
\] (25)

Then the output orthogonal signals can be expressed as

\[
y_i(n) = x_i(n)*h_i(n) - x_\varphi(n)*h_\varphi(n)
y_\varphi(n) = x_\varphi(n)*h_i(n) + x_i(n)*h_\varphi(n)
\] (26)

On the basis of the analysis and deduction above, the equalization process in baseband can be depicted as in Fig.12. If the order of the FIR equalization filter is \( L \), \( 4L \) multipliers are needed to fulfil the equalization process in all.

4.1 Equalizer behind Typical DDC

The block diagram of equalizer behind typical DDC is shown in Fig.13.

As it is shown in Fig.13, the foreside is a typical DDC and the following part is a equalizer. We can draw a conclusion that the consumption of multiplier is a huge challenge to FPGA resource.

4.2 Equalizer behind DDC Based on Polyphase Structure

From the analysis and deduction in subsection 3.4 of this paper, we can conclude that DDC based on polyphase structure is high efficient due to the reduction of multiplier consumption. The block diagram of equalizer behind DDC based on polyphase structure is shown in Fig.14.

As we can see from Fig.14, the foreside is DDC based on polyphase structure and the following part is equalizer. Although it can save a lot of multiplier consumption in the foreside, the multiplier consumption in the equalization process is still a huge challenge to FPGA resource.

4.3 Equalizer Embedded in DDC Based on Polyphase Structure

To save the multiplier consumption, we put forward a new structure which combines DDC and equalizer. The method to realize equalizer embedded in DDC based on polyphase structure shown in Fig.15.

As it is shown in Fig.15, the multiplier consumption of realizing the equalization process reduces by half.

According to equation (22) and (26), the output \( y_i(n) \) can be depicted as

\[
y_i(n) = x_i(n) \cdot \cos(0) \cdot h_i(n) + x_\varphi(n) \cdot \cos\left(\frac{2}{3} \pi\right) \cdot h_\varphi(n)
\]

\[
+ x_i(n) \cdot \cos\left(\frac{4}{3} \pi\right) \cdot h_\varphi(n) - x_\varphi(n) \cdot \sin(0) \cdot h_i(n)
\]

\[
- x_\varphi(n) \cdot \sin\left(\frac{2}{3} \pi\right) \cdot h_i(n) - x_i(n) \cdot \sin\left(\frac{4}{3} \pi\right) \cdot h_\varphi(n)
\]

\[
= x_i(n) \cdot h_i(n) - \frac{1}{2} [x_\varphi(n) + x_i(n)] \cdot h_i(n)
\]

\[
+ \frac{\sqrt{3}}{2} [x_\varphi(n) - x_i(n)] \cdot h_\varphi(n)
\] (27)

According to equation (23) and (26), the output \( y_\varphi(n) \) can be depicted as
\[ y_i(n) = x_i(n) \cdot \sin(0) \cdot h_i(n) + x_2(n) \cdot \sin\left(\frac{2}{3} \pi\right) \cdot h_i(n) \]
\[ + x_3(n) \cdot \sin\left(\frac{4}{3} \pi\right) \cdot h_i(n) + x_4(n) \cdot \cos(0) \cdot h_q(n) \]
\[ + x_5(n) \cdot \cos\left(\frac{2}{3} \pi\right) \cdot h_q(n) + x_6(n) \cdot \cos\left(\frac{4}{3} \pi\right) \cdot h_q(n) \]
\[ = x_i(n) \cdot h_q(n) - \frac{1}{2} [x_2(n) + x_4(n)] \cdot h_q(n) \]
\[ + \frac{\sqrt{3}}{2} [x_3(n) - x_5(n)] \cdot h_i(n) \quad (28) \]

Based on the speed priority principle, a FPGA chip can be used to realize the whole structure in Fig.15, and the multipliers work at 180MHz. If the order of the FIR equalization filter is \( L \), \( 2L \) multipliers are needed to fulfill the equalization process in all. Here we suppose \( L \) equal to 33, so the number of the multipliers to fulfill the equalization process are 66 which is half compared to the structures in Fig.13 and Fig.14. The product of \( 1/2 \) and \([x_2(n) - x_4(n)]\) can easily obtained by bit shift technique, so can \( 1/2 \) and \([x_3(n) + x_5(n)]\). Thus, the total using number of multipliers is about 105, therein 37 time division multiplexed multipliers to realize polyphase filter, 66 multipliers to fulfil equalization process and two multipliers to carry out multiplying \( \sqrt{3} \) and \([x_3(n) - x_5(n)]\) in two baseband channels.

## 5 Simulation and Test Results

### 5.1 Simulation Results

On the basis of the deduction and analysis above, we carry out the computational simulation to validate the structure in Fig.15. Suppose that the input is anamorphic IF signals, the center frequency is \( f_0 = 120MHz \), the signal bandwidth is \( B = 50MHz \) and the width of LFM rectangle pulse signal is \( T = 40\mu s \). The simulation spectrum of anamorphic IF signal is shown in Fig.16. The simulation spectrum of anamorphic baseband after DDC is shown in Fig.17. The simulation spectrum after DDC and equalization is shown in Fig.18.

From the simulation results above, we can see that the DDC and equalizer work perfectly. The simple structure in Fig.15 which combines DDC and equalization is proven to be valid, feasible and efficient.

### 5.2 Test Results

We have done an experiment on a test board which shows in Fig.19 and contains one FPGA chip, two
ADC chip and two DAC chip. The two structures as in Fig.14 and Fig.15 have been realized in the FPGA chip. The sampling frequency of ADC is $f_s = 180MHz$. The rate of input data in the FPGA chip is $f_s = 180MHz$, and the output rate is $60MHz$. A Spectrum Analyzer is used to measure the signal frequency spectrum. The test frequency spectrum of anamorphic IF signal is shown in Fig.20.

Fig.19 Test Board

EP2S90F1020C4 is used to carry out the effective joint implementation design of channel DDC and equalizer. It is based on a 1.2v, 90nm, all-layer copper SRAM process and features a new logic structure that maximizes performance, and enables device densities approaching 91,000 equivalent logic elements (LEs). And it offers up to 4.5 Mbits of on-chip, TriMatrix memory available without reducing logic resources for demanding, memory intensive applications and has up to 48 DSP blocks with up to 192 (18-bit $\times$ 18-bit) multipliers for efficient implementation of high performance filters and other DSP functions [16].

In our experiments, the number of multipliers needed for realizing the DDC and channel equalizer is relatively larger than that of the logic elements and memory. So the multiplier consumption is our main concern. The order of the FIR filters used in the DDC and equalizer are 111 and 313, respectively. According to the analysis in Sections 3 and 4, using the structure in Fig.13 requires 356 multipliers for realizing the wideband DDC and equalization, which can hardly to be implemented on EP2S90F1020C4. The multiplier consumption of two structures in Fig.14 and Fig.15 are shown in Table 1. From the table, we can see that the multipliers needed for the structure in Fig.15 is about 62% of those in Fig.14. Thus the reduction of multiplier consumption is obvious.

<table>
<thead>
<tr>
<th>Structure</th>
<th>Used multipliers</th>
<th>Proportion of used multipliers (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fig.14</td>
<td>170</td>
<td>89</td>
</tr>
<tr>
<td>Fig.15</td>
<td>105</td>
<td>55</td>
</tr>
</tbody>
</table>

Fig.20 Test spectrum of anamorphic IF signal

Fig.21 Test baseband spectrum after DDC

To verify the effect of DDC and equalizer, we send out the baseband signals after DDC and equalization as is shown in Fig.21 and Fig.22. From the test results, we can find that the DDC and equalizer work perfectly.

The IF signal is down converted to baseband signal correctly as is shown in Fig.21. The baseband signal after DDC and equalization is shown in
Fig.22, is almost equal to the ideal baseband LFM signal.

6 Conclusion

Summarily, this paper presents a valid, feasible and highly efficient method to design and implement a simple structure which combines equalizer and DDC with least number of multiplier consumption. We have succeed in realizing the simple structure in a FPGA chip. The reduction of resource consumption is obvious. The corresponding simulation and test results show the obvious improvement to the channel mismatch after equalization and demonstrate the effectiveness of the DDC based on polyphase structure.

References: