# Configurable Analog Block based on CFOA and its Application 

Ahmed H. MADIAN<br>Engineering Dept., NCRRT, Egyptian Atomic Energy Authority Egypt

Soliman A. MAHMOUD<br>Electrical \& Electronic Engineering Dept., German university in Cairo (GUC), Cairo, Egypt

Ahmed M. SOLIMAN<br>Electronics and Comm. Dept.,<br>Faculty of Engineering,<br>Cairo University, Egypt


#### Abstract

A proposed configurable analog block (CAB) is presented, simulated and analyzed. The CAB consists of a CMOS current feedback operational amplifier (CFOA), presented by the authors, as the main active block, programmable four MOS nonlinearity cancellation cells, programmable capacitor array and MOSFET switches. Using the CABs, the universal field programmable analog array (FPAA) could be constructed, which can realize many signal-processing functions including variable gain amplifiers, filters. To show the reliability of the proposed CAB, a low-pass, band-pass, high-pass filter structure has been realized using the proposed CAB.


Key-Words: -CMOS, current feedback operational amplifier, configurable analog blocks, nonlinearity cancellation, filters.

## 1 Introduction

The role of analog integrated circuits in modem electronic systems remains important, even though digital circuits dominate the market for VLSI solutions. Analog systems have always played an essential role in interfacing digital electronics to the real world in applications such as analog signal processing and conditioning, industrial process, motion control and biomedical measurements [1]-[17]. An important advantage of digital integrated circuits has been their relative ease of design over analog circuits. In particular, since digital circuit design is amenable to automation, several CAD- compatible digital integrated circuit design methodologies have been developed, including design-for-testability, design optimization, rapid prototyping in Field-Programmable Gate Arrays (FPGAs) and, more recently, hardware synthesis from behavioral descriptions.

The drive towards shorter design cycles for analog integrated circuits has demanded the development of high performance analog circuits that are reconfigurable and suitable for CAD methodologies [1].

There have been some programmable analog circuits in the literature [1]-[11] as well as commercial chips (MPAA020 from Motorola, AN10E40 from Anadigm). However, general-purpose FPAAs suitable for highfrequency signal processing applications were rare [9].

Analog circuits based on the continuous time current feedback operational amplifier (CFOA) technique are suitable for high frequency applications [13]. Having a

CFOA with four MOS nonlinearity cancellation cell [1819] and programmable capacitor arrays, it is possible to build filters for wide frequency range.

The CFOA is a versatile building block for continuous time analog signal processing. The CFOA closed-loop bandwidth is independent of its close-loop gain (provided that the feedback resistance is kept constant and much higher than the CFOA inverting input resistance) [13] unlike VOA-based circuits, which are limited by a constant gain-bandwidth product. The current feedback operational amplifier (CFOA), is a four-port network with a describing matrix of the form,
$\left[\begin{array}{c}\mathrm{I}_{\mathrm{Y}} \\ \mathrm{V}_{\mathrm{X}} \\ \mathrm{I}_{\mathrm{Z}} \\ \mathrm{V}_{\mathrm{O}}\end{array}\right]=\left[\begin{array}{llll}0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0\end{array}\right]\left[\begin{array}{l}\mathrm{V}_{\mathrm{Y}} \\ \mathrm{I}_{\mathrm{X}} \\ \mathrm{V}_{\mathrm{Z}} \\ \mathrm{I}_{\mathrm{O}}\end{array}\right]$
Several CMOS realizations for the CFOA have been reported in the literature [11]-[17].In this paper, a new CMOS configurable analog block (CAB) based on CFOA suitable for filtering applications has been presented. Using the proposed CAB, different filter structures have been configured to realize different responses.

The paper is organized as follows; in section 2 the proposed CAB architecture has been presented. In section 3, to show the reliability of the proposed CAB, a second order low-pass, band-pass, and high-pass filter has been realized using the proposed CAB. Finally, the conclusion is drawn in Section 4.


Fig. 1 Proposed Configurable Analog Block (CAB).


Fig. 2 The CAB Configuration Shift registers.

## 2 Proposed Configurable Analog Block (CAB)

The configurable blocks were designed to provide a sufficiently flexible, generic architecture while optimizing certain frequently used signal processing blocks.

Fig. 1 shows the proposed analog CAB , Each CAB could be viewed as a functional block consists of one CFOA as an active block, three programmable MOS nonlinearity cancellation cells, two programmable capacitor arrays, a configuration shift register and a set of MOSFET switches. This CAB could be used to realize different filters responses and also some analog functions like subtraction, addition, integration ...etc.
The CAB interconnection matrix has been designed to give internal interconnections flexibility and guaranteed high frequency performance for the CAB. Each input for the CFOA block could be connected to the input directly or to another port from the CAB through internal switching matrix. Also, the output
terminal could be connected as feedback to any input terminals in the CAB or outside the CAB. All the inputs could be connected to internal ground line through the switching matrix. All the connections could be configured using the configuration shift register. Fig. 2 gives the CAB configuration shift register consisting of 22 controlling bits. The first four bits are used to configure the Y terminal; the next four bits configure the X terminal, while the last array of resistors connected to the Z terminal is configured by the next four bits.

The two capacitor arrays are configured using ten bits ( 5 bits for each array). The configuration shift register is connected serially to the pervious and next CABs shift register. The first CAB in the upper left of the chip is connected to a serial programmable pin to load a bit stream of binary data serially to program the FPAA chip. Depending on the application the configuration switches could be programmed to provide the required functional block. In the next subsections the main components of the CAB will be illustrated.


Fig. 3 The CMOS realization of the CFOA presented in [12].

### 2.1 CMOS Realization of the CFOA

The active block used in the proposed CAB is CFOA. The CMOS realization of the CFOA used here has been presented by the authors in [12], as shown in fig. 3, consists of two matched parallel connected n -differential pairs $\left(\mathrm{M}_{1}, \mathrm{M}_{2}\right)$ and ( $\mathrm{M}_{3}$, $\mathrm{M}_{4}$ ), two matched biasing current source transistors $\left(\mathrm{M}_{5}, \mathrm{M}_{6}\right)$, cascoded current mirror formed of two matched transistors ( $\mathrm{M}_{7}, \mathrm{M}_{8}$ ), and transistor $\left(\mathrm{M}_{9}\right)$, two pairs of matched source followers transistors $\left(M_{10}, M_{11}\right)$ and $\left(M_{12}, M_{13}\right)$. Transistors $M_{5}$ and $M_{6}$ carry equal bias currents $\left(I_{B}\right)$ while transistors $\left(M_{10}\right.$, $\left.M_{11}\right)$ and $\left(M_{12}, M_{13}\right)$ produce a positive voltage shift for the input voltage applied on transistor $\mathrm{M}_{11}$ and $M_{13}$, respectively. All transistors are operating in the saturation region; the control voltage $\mathrm{V}_{\mathrm{C}}$ applied to transistors $\mathrm{M}_{10}$ and $\mathrm{M}_{12}$ gates controls the shifting value as follows,
$\mathrm{V}_{\mathrm{Yi}}=\mathrm{V}_{\mathrm{Y}}+\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{C}}\right)$
$\mathrm{V}_{\mathrm{Xi}}=\mathrm{V}_{\mathrm{X}}+\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{C}}\right)$
where $\mathrm{V}_{\mathrm{Yi}}$ and $\mathrm{V}_{\mathrm{Xi}}$ are the output voltage from the source followers, $\mathrm{V}_{\mathrm{Y}}$ is the high input impedance voltage, and $\mathrm{V}_{\mathrm{X}}$ is the low input impedance terminal. The circuit regions of operation could be explained as follows, for $\mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}$ voltage close to the negative supply voltage $\mathrm{V}_{\mathrm{SS}}$ ( $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}<2 \mathrm{~V}_{\mathrm{Tn}}+\mathrm{V}_{\mathrm{SS}}$ ), So the current source transistor $\mathrm{M}_{5}$ and, hence, the differential pair $\mathrm{M}_{3}$ and
$\mathrm{M}_{4}$ are cut-off. Then, the small and large signal behavior of the whole circuit result only from the contribution of the differential pair $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$, biased with current source transistor $\mathrm{M}_{6}$. In the middle range ( $2 \mathrm{~V}_{\mathrm{Tn}}+\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}<\mathrm{V}_{\mathrm{C}}+2 \mathrm{~V}_{\mathrm{Tn}}-2 \mathrm{~V}_{\mathrm{DD}}$ ), both input pairs $\left(\mathrm{M}_{1}-\mathrm{M}_{2}\right)$ and $\left(\mathrm{M}_{3}-\mathrm{M}_{4}\right)$ are active and the small and large signal behavior of the whole circuit result from the contribution of both differential pairs. Finally when $V_{Y}, V_{X}$ very close to $\mathrm{V}_{\mathrm{DD}}$ the positive supply voltage $\left(\mathrm{V}_{\mathrm{C}}+2 \mathrm{~V}_{\mathrm{Tn}}-2 \mathrm{~V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}} \leq \mathrm{V}_{\mathrm{DD}}\right)$, the current sources of the shifters $\mathrm{M}_{10}$ and $\mathrm{M}_{12}$ are cut-off. Therefore, the small- and large signal behavior of the whole circuit contribution result only from the differential pair $M_{3}$ and $M_{4}$ biased with current source transistor $\mathrm{M}_{5}$. This ensures a rail-to rail operation. It is apparent, that this structure does not provide constant transconductance over the variations of the input voltages $\mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}$. A feed forward section could be added to guarantee a constant transconductance over the variations of the input voltages $\mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}$. However this is not a real drawback so long as the loop gain is sufficiently high. Indeed, variations of the open loop parameter were greatly reduced by feedback action. The structure of the CFOA input stage (voltage follower) requires that the X terminal must have low input impedance. So, a suitable buffer circuit should be used to fulfill this condition and to provide a rail-to-rail swing capability. Transistors $\left(\mathrm{M}_{14}-\mathrm{M}_{20}\right)$ fulfill the required buffering action with a rail-to-rail swing capability, as shown in Fig. 3. The parameters of the CFOA are summarized in Table 1.
Table 1 Paramters of the CFOA[12]

| PARAMETERS | CFOA [12] |
| :--- | :---: |
| CMOS Technology (TSMC) | $0.25 \mu \mathrm{~m}$ |
| Power supply (V $\left.\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}\right)$ | $(1.5 \mathrm{~V},-1.5 \mathrm{~V})$ |
| Total Power dissipation | 0.456 mW |
| Input Voltage Dynamic range | -0.65 V to 0.65 V |
| The X terminal offset voltage while | $<20 \mathrm{mV}$ |
| Y and Z are grounded | $-1 \mathrm{~mA},+1 \mathrm{~mA}$ |
| Current driving capability | $<40 \Omega$ |
| $\mathrm{R}_{\mathrm{X}}$ | 120 MHz |
| The CFOA Bandwidth |  |



Fig. 4 Programmable Capacitor array.

### 2.2 Programmable Capacitor Array

The programmable capacitor array (PCA) is shown in Fig. 4. It consists of capacitors $\mathrm{C}_{0}$ and switches $S_{n}$. The capacitor array built of an appropriate number of capacitors connected in parallel. Switches are realized using MOSFETs. When switch $S_{n}$, where $n$ is the switch number $\in\{1$, $5\}$ is closed the equivalent capacitance to the array could be expressed as

$$
\begin{equation*}
C_{a r r a y}=\sum_{n=1}^{5} S_{n} C_{n} \tag{4}
\end{equation*}
$$

where $S_{n}$ is equal to 1 when switches are closed and equal to 0 when switches are open. The minimum equivalent capacitance equal to $\mathrm{C}_{0}$ and the maximum is equal to $31 \mathrm{C}_{0}$.

The equivalent capacitance including the parasitic capacitance is obtains as follows, $\mathrm{C}_{\mathrm{eq}}=\mathrm{C}_{\text {array }}+\mathrm{C}_{\mathrm{par}}$ where $\mathrm{C}_{\mathrm{par}}$ is the parasitic capacitance of connections when all switches open and $\mathrm{C}_{\text {array }}$ is the equivalent capacitance of the array.

### 2.3The MOS Transistor Nonlinearities Cancellation cell

An NMOS transistor, with its gate connected to a control voltage $\mathrm{V}_{\mathrm{G}}$. The terminal voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ are assumed to remain below $\mathrm{V}_{\mathrm{G}}$ by at least the threshold voltage of the transistor $\mathrm{V}_{\mathrm{T}}$ to allow operation in the non-saturation region. The current in the non-saturation region is given by [18-19]


Fig. 5 Four MOS transistors circuit with full nonlinearities' cancellation.
$I=K\left(V_{G}-V_{T}\right)\left(V_{1}-V_{2}\right)+a_{1}\left(V_{1}^{2}-V_{2}^{2}\right)+a_{2}\left(V_{1}^{3}-V_{2}^{3}\right)+\ldots \quad$ (5)
$K$ is the transconductance parameter of the NMOS transistor and is given by

$$
K=\mu_{n} C_{o x}\left(\frac{W}{L}\right)
$$

where (W/L) is the transistor aspect ratio, $\mathrm{C}_{\mathrm{OX}}$ is the gate oxide capacitance per unit area and $\mu_{\mathrm{n}}$ is the electron mobility.

Many different techniques have been proposed for eliminating the effect of the nonlinearities [1819]. The circuit shown in Fig. 5 [18-19] performs a complete cancellation of the nonlinearities and the linearized current is given by,

$$
\begin{align*}
& I=\left(I_{1}+I_{3}\right)-\left(I_{2}+I_{4}\right)=K V_{G}\left(V_{1}-V_{2}\right) \\
&  \tag{6}\\
& \quad \text { for } V_{G}-V_{T} \geq \max \left(V, V_{1}, V_{2}\right)
\end{align*}
$$

So, the transconductance of the circuit given in Fig. 5 could be controlled using the voltage $\mathrm{V}_{\mathrm{G}}$. Three cells have been used in the CAB and could be configured according to the applications needed.

## 3 Application

To show the reliability of the proposed CAB , it is used to realize a second-order low-pass, band-pass, and high-pass filter structure as shown in Fig. 6.
By direct analysis the following equation could be obtained as follows,
$\frac{V_{H p}}{V_{i n}}=\frac{s^{2} \frac{K_{3} V_{G 3}}{K_{6} V_{G 6}}}{s^{2}+s \frac{K_{1} K_{4} V_{G 1} V_{G 4}}{C_{1} K_{6} V_{G 6}}+\frac{K_{1} K_{2} V_{G 1} V_{G 2}}{C_{1} C_{2}}}$


Fig. 6 Low-pass, bandpass and high pass filter structure using the proposed CAB.

$$
\begin{align*}
& \frac{V_{B p}}{V_{i n}}=\frac{-s \frac{K_{1} K_{3} V_{G 1} V_{G 3}}{C_{1} K_{6} V_{G 6}}}{s^{2}+s \frac{K_{1} K_{4} V_{G 1} V_{G 4}}{C_{1} K_{6} V_{G 6}}+\frac{K_{1} K_{2} V_{G 1} V_{G 2}}{C_{1} C_{2}}}  \tag{8}\\
& \frac{V_{L p}}{V_{\text {tin }}}=\frac{\frac{K_{1} K_{2} K_{3} V_{G 1} V_{G 2} V_{G 3}}{K_{6} V_{G 6}}}{s^{2}+s \frac{K_{1} K_{4} V_{G 6} V_{G 4}}{C_{1} K_{6} V_{G 6}}+\frac{K_{1} K_{2} V_{G 1} V_{G 2}}{C_{1} C_{2}}} \tag{9}
\end{align*}
$$

Taking all K to be equal, the $\omega 0, \mathrm{Q}$ and gain H are given by:

$$
\begin{equation*}
\omega_{o}=K \sqrt{\frac{V_{G 1} \cdot V_{G 2}}{C_{1} C_{2}}}, Q=\frac{V_{G 6}}{V_{G 4}} \sqrt{\frac{C_{1} V_{G 2}}{C_{2} V_{G 1}}}, H=\frac{V_{G 3}}{V_{G 4}} \tag{10}
\end{equation*}
$$


(a)

(b)

(c)

Fig. 7 output voltage magnitude responses (a) high pass, (b) bandpass, (c) low pass.

The circuit shown in Fig. 6 has been simulated using PSpice and $0.25 \mu \mathrm{~m}$ CMOS technology model from MOSIS taking, $\mathrm{Vg} 1=\mathrm{Vg} 2=\mathrm{Vg} 3=\mathrm{Vg} 5=\mathrm{Vg} 6=$ $2.748 \mathrm{~V}, \mathrm{Vg} 4=1.374 \mathrm{~V}, \mathrm{~K}_{\mathrm{n}}=251.479 \mu \mathrm{~A} / \mathrm{V}, \mathrm{W}=2 \mu \mathrm{~m}$ and $\mathrm{L}=4 \mu \mathrm{~m}$ for all MOS transistors in fig. 6 and $\mathrm{C} 1=\mathrm{C} 2=0.545 \mathrm{nF}, \mathrm{f}_{0}=100 \mathrm{KHz}$ and $\mathrm{Q}=2$. The simulated responses are given in Figs. 7(a-c) with the ideal response. From the pervious filter realization, the proposed CAB could be programmed to realize different analog signal processing functions using special configurations bits. Also, fine tuning for $f_{o}, Q, H$ could be controlled through voltages $\mathrm{V}_{\mathrm{G} 1}$ to $\mathrm{V}_{\mathrm{G} 6}$.

## 4 Conclusion

A new design for configurable analog block suitable for high frequency applications is introduced. The proposed CAB consists of a current feedback operational amplifier (CFOA) as a main active block, four MOS cell, programmable capacitor arrays and MOSFET switches. Using the proposed CAB, a realization of low-pass, band-pass, and high-pass filter has been presented and simulated.

## References:

[1] H. Kutuk and S. Kang, "A field-programmable analog array (FPAA) using switched-capacitor techniques," IEEE ISCAS, 1996, pp. 41-44.
[2] E. Lee and P. G. Gulak, "Field-programmable analog array based on MOSFET transconductors," Electronics Letters, vol. 28, no. 1, pp. 28-29, Jan. 1992.
[3] C. Premont, R. Grisel, N. Abouchi, and J. Chante, "Current conveyor based field programmable analog array," Midwest Symposium on Circuits and Systems, pp. 1821, Aug. 1996, Ames, Iowa.
[4] S.H. K. Embabi, X. Quan, N. Oki, A. Manjrekar, and E. Sanchez-Sinencio, "A Field programmable analog signal processing array," Midwest Symposium on Circuits and Systems, Aug. 1996, Ames, Iowa.
[5] F. J. Kub, K. K. Moon, I. A. Mack, and F. M. Long, "Programmable analog vector-matrix multipliers," IEEE Journal of Solid State Circuits, vol. 25, no. 1, pp. 207-214, Feb. 1990.
[6] S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, "A Reconfigurable VLSI Neural Network," IEEE Journal of Solid-State Circuits, vol. 27, no. 1, pp. 67-81, Jan. 1992.
[7] E. Lee and P. G. Gulak, "A transconductorbased field programmable analog array,"

ISSCC Digest of Technical papers, pp. 198199, Feb. 1995.
[8] E. Lee and G. Gulak, "A CMOS fieldprogrammable analog array," IEEE Journal of Solid-State Circuits, vol. 26, no. 12, pp. 18601867, Dec. 1991.
[9] T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Andreson, "Large scale field programmable analog arrays for analog signal processing," IEEE Trans. on Circuits and Systems-I, vol. 52, no.11, pp. 2298-2307, Nov. 2005.
[10] R. C. Chang, B. J. Sheu, J. Choi, and D. C-H. Chen, "Programmable weight building blocks for analog VLSI neural network Processors," Analog Integrated Circuits and Signal Process., vol. 9, no. 3, pp. 215-230, Apr. 1996.
[11] B. Pankiewicz, M. Wojcikowski, S. Szcepanski, and Y. Sun, "A field programmable analog array for CMOS continuous time OTAC filter applications," IEEE Journal of SolidState Circuits, vol. 37, no. 2, pp. 125-136, Feb. 2002.
[12] H. Madian, S. A. Mahmoud, and A. M. Soliman, "New 1.5V CMOS current feedback operational amplifier," ETRI journal, vol.29, no.2, Apr. 2007.
[13] Toumazu and J. Mahattanakul, "A theoretical study of the stability of high-frequency current feedback op-amp integrators," IEEE Trans. Circuit Syst. I, vol. 43, pp. 2-12, 1996.
[14] S. A. Mahmoud and A. M. Soliman, "Novel MOS-C balanced-input balanced-output filter using the current feedback operational amplifier," Int. J. Electron., vol. 84, pp. 479485, 1998.
[15] M. Soliman, "Applications of the current feedback operational amplifier," Analog Integrated Circuits Signal Processing, vol. 11, pp. 265-302, 1996.
[16] R. Mita, G. Palumbo, and S. Pennisi, "Lowvoltage high-drive CMOS current feedback opamp," IEEE Trans. Circuit Syst.-II, vol. 52, pp. 317-321, 2005.
[17] E. Bruun, "A dual current feedback op amp in CMOS current Conveyor," Electron. Lett., vol. 34, pp. 2368-2369, 1998.
[18] Z. Czarnul, Modification of Banu- Tsividis, Continuous-time integrator structure, IEEE Transactions on Circuits and Systems, vol.33, 714-716, 1968.
[19] Z. Czarnul, Novel MOS resistive circuit for synthesis of fully integrated continuous-time filters, IEEE Transactions on Circuits and Systems, vol.33, 718-721, 1986.

