BiCMOS Current-Controlled Current Feedback Amplifier (CC-CFA) and Its Applications

MONTREE SIRIPRUCHYANUN1, CHAIYAN CHANAPROMMA2, PHAMORN SILAPAN3 and WINAI JAIKLA4

1,2 Department of Teacher Training in Electrical Engineering, Faculty of Technical Education, King Mongkut’s University of Technology North Bangkok, Bangkok, 10800, THAILAND
3 Electric and Industrial Program, Faculty of Industrial Technology, Uttaradit Rajabhat University, Muang, Uttaradit, 53000, THAILAND
4 Electric and Electronic Program, Faculty of Industrial Technology, Suan Sunandha Rajabhat University, Dusit, Bangkok, 10300, THAILAND
mts@kmutnb.ac.th, chaiyanc@kmutnb.ac.th, phamorn@mail.uru.ac.th, jnai2004@yahoo.com http://www.te.kmutnb.ac.th/~msn/

Abstract: - This paper introduces a modified version of current feedback amplifier (CFA), called current controlled current feedback amplifier (CC-CFA), to extend usabilities of this active element in terms of electronic control-abilities and simpler circuit description of the element’s applications. This modified element was realized by using a BiCMOS standard technology to reduce offset error phenomenon, the design configuration is systematically explained. The performances have been proven through PSPICE which is accordance with theoretical anticipations. In addition, application examples for a current-mode multiplier/divider, oscillator, grounded inductance simulator, filters, and amplifiers are included. The results are confirmed that the electrical characteristics are electronically tunable.

Key-Words: - CC-CFA, Current-mode, Voltage-mode, Filter, Oscillator, Inductance simulator, Multiplier

1 Introduction

There has been much effort to reduce the supply voltage of electronic circuits in the last decade. This is due to the demand for portable and battery-powered equipment. Since a low-voltage operating circuit becomes necessary, the current–mode technique is ideally suited for this purpose more than the voltage-mode one. Consequently, there is a growing interest in synthesizing the current-mode circuits because of more their potential advantages such as larger dynamic range, higher signal bandwidth, greater linearity, simpler circuitry and low power consumption [1-2]. Many active elements able to function in current-mode such as OTA, current feedback amplifier, current conveyor [3], current differencing buffered amplifier (CDBA) [4] and current differencing transconductance amplifier (CDTA) [5], and etc., have been introduced to response these demands.

Among the mentioned active building blocks, the current feedback amplifier (CFA) or current feedback operational amplifier (CFOA) is an interesting active component, especially suitable for a class of analog signal processing [6-8]. This device can operate in both current and voltage-modes, provides flexibility and enables a variety of circuit designs. In addition, it can offer advantageous features such as high-slew rate, free from parasitic capacitances, wide bandwidth and simple implementation [9-11]. Presently, the CFA can be commercially found, for example AD844 of Analog Devices Inc. [7]. It can be employed to realize filters [10-13], amplifiers [14], oscillators [15-19], inductance simulators [20-21], and etc. [22-24]. Conventionally, the electrical characteristics for applications of the CFAs cannot be adjusted by electronic methods, which this means that they cannot be controlled by currents and/or voltages. Although, they can be achieved by passive element adjustments, the electronic control method is being more popular more than those by passive elements (i.e. resistors and capacitors) [25] due to it can be easily adapted to automatic or microcontroller-based controls [26]. In addition, the CFA can not be controlled by the parasitic resistance at current input port so when it is used in a circuit, it must unavoidably require some external passive components, especially the resistors. This makes it not appropriate for IC implementation due to occupying more chip area, high power dissipation and cannot be electronic controllable. If it is employed for an off-the-shelf design, the circuit
description is composed of a large number of external passive elements. Actually, the electronic control can be done in a CFA application by replacing a resistor by junction field effect transistor (JFET) employed in voltage controlled resistor (VCR) region [19]. Unfortunately, it makes circuit description more complicated. Furthermore, the conventional CFA was designed by using the BJT and a basic voltage follower, consequently, this structure has problem for the output offset errors because the BJT current mirrors in the CFA provide errors due to practically internal factors more than a current mirror based on CMOS [27]. The offset output error from the basic voltage follower also affects the accuracies of circuits/systems. The offset problem is an important factor for circuit designers to be certain in practical implementations, especially in instrumentation and measurement systems.

In this work, thus, a modified-version CFA whose parasitic resistance at current input port can be controlled by an input bias current, called current controlled current feedback amplifier (CC-CFA), will be reviewed via this article. To reduce offset phenomenon, a BiCMOS technology is suitable for realizing the proposed element. In addition, the voltage follower is also developed to reduce the offset output current and voltage. The performances of proposed BiCMOS CC-CFA are illustrated by PSPICE simulations, they show good agreement as mentioned. The example applications as a multiplier/divider, oscillator, grounded inductance simulator, filters, and amplifiers are included.

2 Circuit Configuration

2.1 Basic Concept of CFA

The CFA properties can be shown in the following equation

\[
\begin{bmatrix}
    I_x \\
    V_x \\
    I_y \\
    V_y \\
    I_z \\
    V_z \\
    I_w \\
    V_w
\end{bmatrix} =
\begin{bmatrix}
    0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
    0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
    1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
    0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
\end{bmatrix}
\begin{bmatrix}
    I_x \\
    V_x \\
    I_y \\
    V_y \\
    I_z \\
    V_z \\
    I_w \\
    V_w
\end{bmatrix}.
\]

(1)

The symbol and the equivalent circuit of the CFA are illustrated in Fig. 1(a) and (b), respectively. A circuit implementation of CFA can be achieved by using second-generation current conveyor (CCII) as input stage, followed by a buffered amplifier as depicted in Fig. 1(c).

2.2 Basic Concept of CC-CFA

CC-CFA properties are similar to the conventional CFA, except that the CC-CFA has finite input resistance \( R_x \) at the \( x \) input terminal. This parasitic resistance can be controlled by the bias current \( I_B \) as shown in the following equation

\[
\begin{bmatrix}
    I_x \\
    V_x \\
    I_z \\
    V_z \\
    I_w \\
    V_w
\end{bmatrix} =
\begin{bmatrix}
    0 & 0 & 0 & 0 & 0 & 0 \\
    0 & 1 & 0 & 0 & 0 & 0 \\
    1 & 0 & 0 & 0 & 0 & 0 \\
    0 & 0 & 1 & 0 & 0 & 0 \\
\end{bmatrix}
\begin{bmatrix}
    I_x \\
    V_x \\
    I_z \\
    V_z \\
    I_w \\
    V_w
\end{bmatrix},
\]

(2)

where

\[
R_x = \frac{V_x^{2}}{2I_B}.
\]

(3)

\( V_T \) is the thermal voltage, which is 26mV at room temperature. The symbol and equivalent circuit of the CC-CFA are illustrated in Fig. 2(a) and (b), respectively. In similar, we can realize the CC-CFA by using second-generation current controlled current conveyor (CCCI) as input stage, followed by a buffered amplifier as illustrated in Fig. 2(c).
2.3 Simple BJT current mirror compared to MOS current mirror

Since the current mirror is the basic block to realize CC-CFA, a comparison of the simple BJT and MOS current mirrors will be shown in this section. Fig. 3(a) displays the BJT current mirror. From routine analysis, the output current can be expressed to be [27]

\[
I_{\text{out}} = \frac{I_{s2}}{I_{s1}} I_1 \frac{1 + \frac{V_{CE2} - V_{CE1}}{V_A}}{1 + \left(1\frac{I_{s2}}{I_{s1}}\right) \frac{1}{\beta_f}}.
\]

(4)

If \( I_{s2} / I_{s1} \) is the ideal gain of the BJT current mirror and \( V_A \) is the Early voltage, the systematic gain error of the BJT current mirror (\( \varepsilon_{\text{BJT}} \)) can be found to be

\[
\varepsilon_{\text{BJT}} = \frac{1 + \frac{V_{CE2} - V_{CE1}}{V_A}}{1 + \left(1\frac{I_{s2}}{I_{s1}}\right) \frac{1}{\beta_f}} \frac{V_A}{V_{CE2} - V_{CE1}} - \frac{1}{\beta_f}.
\]

(5)

From Eq. (5), the first term is originated from finite output resistance and the second term comes from finite \( \beta_f \). The MOS current mirror is illustrated in Fig. 3(b). By straightforward analysis, we will receive

\[
I_{\text{out}} = \frac{(W/L)_2}{(W/L)_1} I_1 \frac{1 + V_{DS2} - V_{DS1}}{V_A}.
\]

(6)

If \( (W/L)_2 / (W/L)_1 \) is the ideal gain of the MOS current mirror, the systematic gain error of the MOS current mirror (\( \varepsilon_{\text{MOS}} \)) can be expressed to be

\[
\varepsilon_{\text{MOS}} = \frac{V_{DS2} - V_{DS1}}{V_A}.
\]

(7)

From Eq. (7), the gain error of the MOS current mirror stems from only the finite output resistance implied from the Early voltage which differs from the gain error of the BJT as depicted in Eq. (5). This result shows that the MOS current mirror has more accuracy than the BJT one. One reason is that the MOS generally provides higher Early voltage than the BJT does [27]. Consequently, CMOS is employed in the current mirrors to implement the proposed CC-CFA.

2.4 A BiCMOS second generation current controlled current conveyor

Fig. 4 displays a class AB translinear loop, which is used as input section. The BJT translinear is used to achieve linear adjustability of intrinsic resistance. When all transistors are considered to be matched elements and working in saturation-mode. The following currents can be obtained [28].
and

\[ I_g = I_b e^{(V_{x_y}/V_T)} \]  \hspace{1cm} (8)

and

\[ I_g = I_b e^{-(V_{x_y}/V_T)}. \]  \hspace{1cm} (9)

Due to

\[ I_z = I_g - I_b. \]  \hspace{1cm} (10)

Substituting Eqs. (8) and (9) into (10), it yields

\[ I_z = 2I_b \sinh(V_{x_y}/V_T). \]  \hspace{1cm} (11)

Since \( \sinh(V_{x_y}/V_T) \cong V_{x_y}/V_T \) for \( V_{x_y} \ll V_T \), we will obtain

\[ R_z = \frac{V_T}{2I_b}. \]  \hspace{1cm} (12)

The BiCMOS class AB second generation current controlled current conveyor is shown in Fig. 5, which is modified from class A one in [29]. The circuit implementation consists of mixed translinear loops (Q6-Q9), which are DC biased by \( I_B \). The z-terminal output that generates the current of \( x \) terminal is realized using transistors (M4-M5 and M12-M13). The \( x \) terminal resistance can be obtained by Eq. (12). From elementary small-signal circuit analysis, the output current \( I_z \) of this circuit can be expressed as

\[ I_z = \alpha I_x + \epsilon, \]  \hspace{1cm} (13)

where \( \alpha \) and \( \epsilon \) are current gain and offset error terms, respectively. By straightforward analysis of the circuit in Fig. 5 and \( g_{ml} \gg g_{st} \), we will obtain the \( \alpha \) and \( \epsilon \) as

\[ \alpha = \frac{1}{g_{ml}} \left( \frac{g_{st}g_{m9}g_{m13} + g_{st}g_{m7}g_{m12}}{g_{m9} + g_{m7}} \right) \]  \hspace{1cm} (14)

and

\[ \epsilon = K_1 + K_2, \]  \hspace{1cm} (15)

where

\[ K_1 = \frac{I_b}{g_{ml}} \left( \frac{g_{st}g_{m9}g_{m13} + g_{st}g_{m7}g_{m12}}{g_{m9} + g_{m7}} \right) \]  \hspace{1cm} (16)

\[ K_2 = \frac{I_b}{g_{ml}} \left( \frac{g_{st}g_{m9}g_{m13} + g_{st}g_{m7}g_{m12}}{g_{m9} + g_{m7}} \right) \]  \hspace{1cm} (17)

If the transistors are matched, which means that \( g_{m6} = g_{m7} = g_{m8} = g_{m9} \), \( g_{m12} = g_{m13} \) and \( g_{m4} = g_{m5} \), the current \( I_Z \) can be expressed as

\[ I_z = I_s. \]  \hspace{1cm} (18)

The output resistance looking into the \( z \) terminal can be respectively expressed as

\[ r_z \cong \frac{r_{ds}}{2}, \]  \hspace{1cm} (19)

where \( r_{ds} \) is the drain-source resistance seen at the mentioned output terminal.

**2.5 Modified BiCMOS Buffered Amplifier**

Conventionally, the basic buffered amplifier [30] can be realized by the circuit shown in Fig. 6(a). It consists of Q10-Q12 and Q14p, which is the translinear loop. From elementary small-signal circuit analysis,
the output voltage $V_W$ of this circuit can be expressed as

$$V_W = \left( \frac{g_{m1} + g_{m14}g_{m12}}{g_{m1} + g_{m14}} \right) V_z + \left( \frac{g_{m1}g_{m12} - g_{m10}g_{m14}}{g_{m10}g_{m14} - g_{m11}g_{m12}} \right) I_d. \tag{20}$$

We can form Eq. (20) to be

$$V_W = \gamma V_z + \varepsilon_b, \tag{21}$$

where $\gamma = \frac{g_{m1} + g_{m14}g_{m12}}{g_{m1} + g_{m14}}$, $\varepsilon_b = \frac{g_{m1}g_{m12} - g_{m10}g_{m14}}{g_{m10}g_{m14} - g_{m11}g_{m12}} I_d$.

If transistors are well matched, which are $g_{m10} = g_{m11}$ and $g_{m14} = g_{m12}$, the parameters $\beta = 1$ and $\varepsilon_b = 0$.

The tunable output resistance of the modified circuit in Eq. (22) will be advantageous to implement low distortion voltage follower. Furthermore, this circuit includes a solution to simulate a pnp transistor in a translinear loop only using high speed npn transistors in signal paths (Q9-Q12). The translinear loop is DC biased by $I_A$ using current mirrors (M14-M21).

### 3 Completed BiCMOS Current Controlled Current Feedback Amplifier

The proposed CC-CFA consists of two principal blocks: a second generation current controlled current conveyor and the modified voltage buffer, as explained. The proposed realization of the CC-CFA in BiCMOS technology is shown in Fig. 7. The second-generation current-controlled current conveyor as input stage consists of mixed translinear loops (Q6-Q9). The mixed loops are DC biased by $I_B$ using current mirrors (M1-M3 and M10-M11). The x terminal resistance can be obtained by Eq. (12). The output z-terminal that generates the current of x terminal is realized using CMOS (M4-M5 and M12-M13).

The buffered amplifier is realized using BJTs and CMOS (Q10-Q22 and M14-M21, respectively). It should be noted that only npn transistors are employed in this topology, which enables to achieve high frequency. A traditional high frequency class AB voltage follower, providing better linearity than its equivalent class A structure, could be implemented. Unfortunately, such technology requires complex and costly additional mask levels that constrain several companies to use only “standard” BiCMOS technology, which high frequency pnp bipolar junction transistor is not available [30].
4 Performance Analysis

4.1 Area mismatch
From Section 2.3, emitter area mismatch errors from transistors will mostly affect the operation of the BJT translinear circuit. For this reason, symmetrical and common centroid layout techniques should be employed for the transistors within the translinear loop. Good layout techniques will also help to reduce error due to process and thermal variations [31].

4.2 Finite output resistance
If the effects of base-width modulation are taken into account, the collector current of the transistor is changed to

\[ I_C = I_e \left( 1 + \frac{V_{CE}}{V_T} \right) \left( 1 + \frac{V_{CE}}{V_d} \right). \]  

Thus,

\[ V_{BE} = V_f \ln \left( \frac{I_C}{kI_e} \right), \]

where \( k = 1 + \frac{V_{CE}}{V_T} \). The Early voltage effect appears similar to an area mismatch.

The intrinsic input resistance when considering the finite output resistances of the transistors are modified to

\[ R_x = \frac{V_f}{2I_b} + \frac{V_c}{I_e} \ln \left( \frac{I_Xk_b}{\alpha_Xk_b} \right). \]  

where \( k_i = 1 + \frac{V_{CE}}{V_d} \). From Eq. (25), it should be observed that the second term is the error originated from the Early voltage transistor mismatch compared to Eq. (12). Consequently, keeping values of \( I_{Xk_b} \) and \( I_{P_k_b} \) to be equalled must be strictly considered [31].

4.3 Finite beta
Errors due to finite \( \beta_e \) occur frequently in BJT translinear circuits, since a bipolar transistor needs to be provided with base current. This base current is often taken directly from an input or output current source, and results in error terms in the circuit transfer function. These \( \beta_e \) errors are due to the circuit implementation, rather than being an inherent error in the translinear circuit principle. Any series base resistance \( (R_{bb}) \) also affects the operation of a transistor circuit, since it ruins the exponential current-voltage relation in such

\[ V_{BE} = V_f \ln \left( \frac{I_C}{I_e} \right) + \frac{I_CR_{bb}}{\beta_{f}}. \]  

In similar, the intrinsic input resistance with considering the finite beta of the transistors are changed to

\[ R_x = \frac{V_f}{2I_b} + \frac{I_B}{I_e} \left( \frac{R_{bb}}{\beta_{f}} \right) \left( \frac{R_{bb}}{\beta_{f}} \right), \]  

where \( \beta_{fi} \) is the DC current gain of \( i^{th} \) transistor. From Eq. (27), it should be concluded that the second term is the error from finite beta transistor mismatch compared to Eq. (12). Thus, keeping ratio of \( R_{bb} / \beta_{fX} \) and \( R_{bb} / \beta_{fY} \) to be equalled is preferred. To simplify the analysis of translinear circuits, it is usual to neglect transistor base current. However, a full circuit analysis including base
current errors is often useful for comparing alternative circuit topologies [31].

### TABLE I
Dimensions of the MOS transistors

<table>
<thead>
<tr>
<th>MOS Transistors</th>
<th>W (μm) / L (μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1, M3</td>
<td>9/0.5</td>
</tr>
<tr>
<td>M2</td>
<td>8.5/0.5</td>
</tr>
<tr>
<td>M4-M5, M18-M19</td>
<td>5/0.5</td>
</tr>
<tr>
<td>M10-M13</td>
<td>15/0.5</td>
</tr>
<tr>
<td>M14-M17, M20-M21</td>
<td>4/0.5</td>
</tr>
</tbody>
</table>

#### 5 Simulation Results

To prove the performances of the proposed CC-CFA, the PSPICE simulation program was used for the examination. The PNP and NPN transistors employed in the proposed circuit in Fig. 7 were simulated by respectively using the parameters of the PR200N and NR200N bipolar transistors of ALA400 transistor array from AT&T [32] whereas the PMOS and NMOS transistors were simulated by using the parameters of a 0.35μm TSMC CMOS technology [33] with ±1.5V supply voltages. The aspect transistor ratios of PMOS and NMOS are listed in Table I. Fig. 8 depicts the parasitic resistance at x input terminal when IB is varied, it is seen that the controllable parasitic resistance by adjusting IB are about 1μA-300μA ranges.

Fig. 9 displays DC transfer characteristic of the proposed BiCMOS CC-CFA, it is clearly seen that it is linear in range of −0.5mA ≤ IS ≤ 0.5mA and can be adjusted. The offset current and voltage are shown in Fig. 10. When IB and IA are varied from 0−300μA and 0−400μA, we can find that the maximum output offset current and voltage are about 6.52μA and 1.91mV, respectively. There is seen that the proposed BiCMOS CC-CFA offers lower offset current and voltage. Moreover, the bandwidths of output terminals are investigated as shown in Fig. 11. Fig. 12(a) and (b) show the transient responses of the CC-CFA, these results confirm that the switching time delays of the CC-CFA at input stage and buffered amplifier are approximately 8ns and 2ns, respectively. The summarized properties of the proposed CC-CFA can be seen from Table. II.
6 Application Examples

6.1 Current-mode multiplier/divider
The multiplier/divider based on the CC-CFA is shown in Fig. 13, which is modified from [34]. It employs only 2 CC-CFAs, where $I_B$ and $I_C$ are the bias current of CC-CFA1 and CC-CFA2, respectively. From routine analysis and using the CC-CFA properties, we will get

$$I_{i1} = I_A - i_{i1}, \quad (28)$$

and

$$I_{i1} = i_{i1}. \quad (29)$$

From Eqs. (28) and (29), it results

$$I_{i1} = I_A / 2. \quad (30)$$

The output voltage at $W_1$ terminal can be found to be

$$V_{w1} = I_{i1} R_{w1} = I_A R_{w1} / 2. \quad (31)$$

The output current can be obtained by

$$I_O = -V_{w1} R_{w2} = -I_A R_{w1} / 2 R_{w2}. \quad (32)$$

If $R_{w1} = V_T / 2 I_B$ and $R_{w2} = V_T / 2 I_C$. The output current in Eq. (32) will be changed to

$$I_O = -I_A I_C / 2 I_B. \quad (33)$$

From Eq. (33), it is seen that $I_O$ is a result of either, multiplying of $I_A$ and $I_C$, or dividing of $I_A$ and $I_B$. Due to being a positive value of $I_B$ and $I_C$, the proposed circuit can be a 2 quadrant multiplier/divider. In addition, if $I_A$ is an input
current, the proposed circuit can work as a current amplifier, while the magnitude of output current can be controlled by \( I_B \) and \( I_C \). Furthermore, the output current is theoretically temperature-insensitive owing to no term of \( V_T \).

For non-ideal case, the \( V_z \), \( I_z \) and \( V_w \) of CC-CFA can be respectively characterized by

\[
V_z = \beta V_x + I_z R_z, \quad I_z = \alpha I_x + e_z, \quad (34)
\]

and

\[
V_w = \gamma V_x + e_w, \quad (35)
\]

where \( \alpha \), \( \beta \) and \( \gamma \) are transferred error values deviated from one. \( e_z \) and \( e_w \) are the offset current and voltage at \( z \) and \( w \) terminals, respectively. In the case of non-ideal and brief considerations, the \( I_O \) is subsequently changed to

\[
I_O = \frac{I_I I_C}{I_B} \alpha \frac{1}{1 + \alpha} \frac{1}{I_B} + \frac{1}{\alpha} \frac{1}{I_B} \frac{2I_C}{e_z} \alpha + e_z. \quad (36)
\]

From Eq. (36), we can see that the last three terms are offset currents. Consequently, to reduce the offset currents, the CC-CFA should be carefully designed to achieve these errors as low as possible. In addition, for the first term, these errors affect the magnitude of the output current. As a result, the magnitude output slightly depends on temperature due to temperature dependence of these errors. Thus, good design of the CC-CFA should be strictly considered to alleviate the effects.
triangular signal $50\mu A$ at 1MHz frequency, respectively. Fig. 15(b) shows the division of the proposed circuit, where $I_x$ and $I_y$ were set to be $50\mu A$ and $I_b$ was a triangular signal with a frequency of 1MHz. Furthermore, the claimed temperature-insensitivities of the proposed circuit are confirmed by the results of Fig. 16, depicting transient responses.

![Figure 17. Oscillator based on the CC-CFA](image)

### 6.2 Oscillator

The second application of proposed CC-CFA is an oscillator, shown in Fig. 17, which is modified from [35]. It consists of 2 CC-CFAs and 2 grounded capacitors. Considering the circuit in Fig. 17, and using the CC-CFA properties, yields the characteristic equation of this circuit as

$$s^2 C_1 C_2 R_{x1} + s(C_1 - C_2) + R_{x2} = 0.$$  \(37\)

From Eq. (37), it can been seen that the proposed circuit can be set to be an oscillator if

$$C_1 = C_2.$$  \(38\)

Eq. (38) is called the condition of oscillation, thus the characteristic equation of the system becomes

$$s^2 + \frac{g_m}{C_1 C_2 R_x} = 0.$$  \(39\)

From Eq. (39), the oscillation frequency of this system can be obtained by

$$\omega_0 = \frac{1}{\sqrt{C_1 C_2 R_{x1} R_{x2}}}.$$  \(40\)

It can be seen that, from Eq. (40), the oscillation frequency ($\omega_0$) can be controlled by the bias currents.

If non-ideal characteristics of the CC-CFA as explained in Eqs. (34) and (35) are considered and assuming that no offset current and voltage occur in the CC-CFA, the system characteristic equation can be written as

$$s^2 C_1 C_2 R_{x1} R_{x2} + s(C_1 - \alpha \beta C_2) + \alpha \alpha \gamma \gamma \beta = 0.$$  \(41\)

In this case the oscillation condition and oscillation frequency are respectively changed to be

$$C_1 = \alpha \beta C_2,$$  \(42\)

and

$$\omega_0 = \frac{\alpha \alpha \gamma \gamma \beta}{\sqrt{C_1 C_2 R_{x1} R_{x2}}}.$$  \(43\)

The confirmed performances of the oscillator can be seen in Fig. 18 and 19, showing the responses of the oscillator with bias currents, where $I_{b1}$ and $I_{b2}$ are equally set to 100$\mu A$. Fig. 20 shows the simulated output spectrum, where the total harmonic distortion (THD) is about 2.68%.

![Figure 18. The simulation result of output waveform during initial state](image)

![Figure 19. The simulation result of voltage waveform of oscillator in Fig. 17](image)
6.3 Grounded inductance simulator

The grounded inductance simulator based on the CC-CFA is shown in Fig. 21, which is modified from [22], it employs 2 CC-CFAs and 1 grounded capacitor, which contrasts to ordinarily proposed circuits [36-37] in such that it consumes a few number of elements. From routine analysis and by using the CC-CFA properties, the input impedance of the circuit can be written as

\[
Z_{in} = \frac{V_{in}}{I_{in}} = sCR_xR_{z_2} .
\]  (44)

From Eq. (44), it is obvious that the circuit shown in Fig. 21 performs a grounded inductance with a value

\[
L_{eq} = CR_{x_1}R_{z_2} = \frac{CV^2}{4I_{b1}I_{b2}} .
\]  (45)

From Eq. (45), the inductance value \( L_{eq} \) can be adjusted electronically by either \( I_{b1} \) or \( I_{b2} \).

If non-ideal characteristics of the CC-CFA as explained in Eqs. (34) and (35) are considered and assuming that no offset current and voltage occur in the CC-CFA, the input impedance can be written as

\[
Z_{in} = \frac{sCR_xR_{z_2}}{\alpha\beta\gamma\alpha_2} = \frac{sCV^2}{\alpha\beta\gamma\alpha_2\delta I_{b1}I_{b2}} .
\]  (46)

From Eq. (46), for non-ideal consideration, these error parameters will affect to the inductance value. The impedance and phase of the simulator relative to frequency are also shown in Fig. 22, where \( C=1nF, I_{b1}=I_{b2}=100\mu A \). Fig. 23 shows impedance values relative to frequency of the simulator for different \( I_B \). To illustrate an application of the grounded inductance simulator, it is employed in an RLC parallel circuit shown in Fig. 24, where \( I_{in} = 20\mu A \). The frequency responses of \( I_{LP}, I_{HP} \) and \( I_{BP} \) are shown in Fig. 25.
6.4 Voltage-mode biquad filter

The voltage-mode biquad filter based on the CC-CFAs is shown in Fig. 26. By straightforward analysis of the circuit in Fig. 26, the output voltage of the network can be obtained as

$$v_o = \frac{V_{in1}}{s^2C_1R_1R_2sC_2 + V_{in2}(1 + sC_1R_2)} - \frac{V_{in3}sC_1R_3}{s^2C_1R_1R_2sC_2 + sC_2R_2 + 1}.$$  \hspace{1cm} (47)

From Eq. (47), the magnitudes of input voltages $V_{in1}$, $V_{in2}$, and $V_{in3}$ are chosen as shown in Table. III to obtain a standard function of the 2nd order network. From Eq. (47), the pole frequency $(\omega_0)$ and quality factor $(Q_0)$ of each filter response can be respectively expressed as

$$\omega_0 = \frac{1}{\sqrt{C_1R_1R_2}},$$  \hspace{1cm} (48)

and

$$Q_0 = \frac{C_1R_1}{C_2R_2}.$$  \hspace{1cm} (49)

Substituting intrinsic resistance as depicted in Eq. (12), it yields

$$\omega_0 = \frac{2}{V_2} \sqrt{\frac{I_{B1}I_{B2}}{C_1C_2}},$$  \hspace{1cm} (50)

and

$$Q_0 = \frac{C_1}{C_2} \sqrt{\frac{I_{B1}}{I_{B2}}}.$$  \hspace{1cm} (51)

From Eqs. (50) and (51), by maintaining the ratio $I_{B1}$ and $I_{B2}$ to be constant, it can be remarked that the pole frequency can be adjusted by $I_{B1}$ and $I_{B2}$ without affecting the quality factor.

### TABLE III

<table>
<thead>
<tr>
<th>Filter Responses</th>
<th>Input selections</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$V_{in1}$</td>
</tr>
<tr>
<td>BP</td>
<td>0</td>
</tr>
<tr>
<td>HP</td>
<td>1</td>
</tr>
<tr>
<td>BR ($R_{x1} = R_{x2}$)</td>
<td>1</td>
</tr>
<tr>
<td>AP ($R_{x1} = R_{x2}$)</td>
<td>1</td>
</tr>
<tr>
<td>LP ($R_{x1} = R_{x2}$)</td>
<td>0</td>
</tr>
</tbody>
</table>

If non-ideal characteristics of the CC-CFA as explained in Eqs. (34) and (35) are considered and assuming that no offset current and voltage occur in the CC-CFA, the output voltage can be written as

$$v_o = \frac{\gamma s^2C_1R_1R_2V_{in1} + (\beta_1\beta_2\gamma_1\gamma_2\alpha_1\alpha_2 + \beta_1\gamma_1\gamma_2sC_1R_2)V_{in3} - \alpha_1\gamma_1sC_1R_1V_{in1}}{s^2C_1R_1R_2 + sC_2R_2 + \beta_1\gamma_1\gamma_2\alpha_2}.$$  \hspace{1cm} (52)

In this case, the $\omega_0$ and $Q_0$ are changed to

$$\omega_0 = \frac{\alpha_1\alpha_2\beta_1\beta_2\gamma_1}{\sqrt{C_1C_2R_1R_2}},$$  \hspace{1cm} (53)

and

$$Q_0 = \frac{\alpha_1\alpha_2\beta_1\beta_2}{\sqrt{C_1R_1}}.$$  \hspace{1cm} (54)

To prove the performances of the voltage-mode filter, the PSPICE simulation program was used for the examination, where $I_{B1} = I_{B2} = 50\mu A$ and $C_1 = C_2 = 1nF$. The results shown in Fig. 27 are the gain and phase responses of the voltage-mode filter obtained from Fig. 26. This clearly shows that the circuit can provide low-pass, high-pass, band-pass, band-reject, and all-pass functions depending on digital selection [35] as shown in Table III, without modifying circuit topology. Fig. 28 shows gain...
responses of band-pass function where $I_{B1}$ and $I_{B2}$ are equally set to keep the ratio to be constant and changed for several values. It is found that pole frequency can be adjusted without affecting the quality factor, as earlier explained.

![Graph](image)

Figure 27. Gain and phase responses of the voltage-mode biquad filter in Fig. 24 for different responses (a) LP (b) HP (c) BP (d) BR (e) AP

![Graph](image)

Figure 28. Band-pass responses for different values of $I_{B1}$ and $I_{B2}$ with keeping their ratios constant

![Graph](image)

Figure 29. Current-mode universal biquad filter based on the CC-CFA

### 6.5 Current-mode biquad filter

The fifth application of the proposed CC-CFA is a current-mode biquad filter shown in Fig. 29. It employs only 2 active elements and 2 grounded capacitors, which is easy to fabricate, unlike the previous circuits [38-39]. The CC-CFA in Fig. 29 is slightly modified from the proposed CC-CFA in Fig. 7 by using multiple-output CC-CFA which can be achieved by using the current mirrors to copy current from the $z_1$ to the $z_2$ terminal to extend the usability of CC-CFA. Straightforward analysis of the circuit in Fig. 29 and using CC-CFA properties in section 2, the output current of the network can be obtained as

$$I_o = \frac{I_{in1} s C_1 R_{z2} + I_{in2} - I_{in3} (s^2 C_1 C_2 R_{z2} + s C_2 R_{z2} + 1)}{s^2 C_1 C_2 R_{z2} + s C_2 R_{z2} + 1}. \quad (55)$$

<table>
<thead>
<tr>
<th>Filter Responses</th>
<th>Input selections</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>BP</strong></td>
<td>1 0 0</td>
</tr>
<tr>
<td><strong>HP</strong></td>
<td>1 1 1</td>
</tr>
<tr>
<td><strong>BR</strong></td>
<td>1 0 1</td>
</tr>
<tr>
<td><strong>AP</strong></td>
<td>2 0 1</td>
</tr>
<tr>
<td><strong>LP</strong></td>
<td>0 1 0</td>
</tr>
</tbody>
</table>

**TABLE IV**

The $I_{in1}$, $I_{in2}$ and $I_{in3}$ value selections for each filter function response
From Eq. (55), the magnitudes of input currents $I_{in1}, I_{in2}$, and $I_{in3}$ can be chosen as in Table. IV to obtain a standard function of the 2nd order network. The circuit for selection can be seen in [40]. Moreover, $I_{in1}$ must be double of $I_{in3}$ in the case of AP. So to achieve this condition, the current amplifier which has gain of 2 is required. From Eq. (55), the pole frequency ($\omega_0$) and quality factor ($Q_0$) of each filter response can be respectively expressed as

$$\omega_0 = \frac{1}{\sqrt{C_1C_2R_1R_2}}$$  \hspace{1cm} (56)

and

$$Q_0 = \frac{C_1R_1}{\sqrt{C_2R_2}}.$$

(57)

Substituting intrinsic resistance as depicted in Eq. (12), it yields

$$\omega_0 = \frac{2}{V_i} \sqrt{\frac{I_{in1}I_{in2}}{C_1C_2}},$$

(58)

and

$$Q_0 = \frac{C_1I_{in2}}{\sqrt{C_2I_{in1}}}.$$

(59)

If non-ideal characteristics of the CC-CFA as explained in Eqs. (34) and (35) are considered and assuming that no offset current and voltage occur in the CC-CFA, the output current in Fig. 29 can be written as

$$I_O = \frac{I_{in1}C_2R_3\alpha_1 + I_{in2}\alpha_2\beta\gamma\alpha_2 - I_{in1}D(s)}{D(s)}.$$

(60)

where $D(s) = s^2C_1C_2R_1R_2 + sC_1R_2 + \beta\gamma\alpha_1\alpha_2\alpha_2$. In this case, the $\omega_0$ and $Q_0$ are changed to

$$\omega_0 = \frac{\beta\gamma\alpha_1\alpha_2\alpha_2}{\sqrt{C_1C_2R_1R_2}},$$

(61)

and

$$Q_0 = \frac{\beta\gamma\alpha_1\alpha_2\alpha_2C_1R_1}{C_2R_2}. $$

(62)

To prove the performances of the current-mode filter, the PSPICE simulation program was used with same conditions to the voltage-mode filter, where $I_{g1} = I_{g2} = 100\mu A$ and $C_1 = C_2 = 1nF$. The results shown in Fig. 30 are the gain and phase responses of the current-mode filter obtained from Fig. 29. This clearly shows that the circuit can provide low-pass, high-pass, band-pass, band-reject, and all-pass functions depending on digital selection as shown in Table IV, without modifying circuit topology. Fig. 31 shows gain responses of band-pass function where $I_{in1}$ and $I_{in2}$ are equally set to keep the ratio to be constant and changed for several values. It is found that pole frequency can be adjusted without affecting the quality factor.
6.6 Voltage Amplifiers

The voltage non-inverting and inverting amplifiers based on the CC-CFA are shown in Fig. 32(a) and (b), respectively. By straightforward analysis of the circuit in Fig. 32, the output voltages of the circuits can be respectively obtained as

\[ V_O = \frac{R_L}{R_x} V_{in}, \]  
(63)

and

\[ V_O = -\frac{R_L}{R_x} V_{in}. \]  
(64)

Substituting intrinsic resistance, as depicted in Eq. (12), it yields

\[ V_O = \frac{2I_B R_L}{V_T} V_{in}, \]  
(65)

for non-inverting configuration and

\[ V_O = -\frac{2I_B R_L}{V_T} V_{in}, \]  
(66)

for inverting configuration. It can be seen from Eqs. (65) and (66) that the circuits in Fig. 32(a) and (b) can perform as voltage amplifiers whose voltage gain can be electronically controlled via control current \( I_B \).

If non-ideal characteristics of the CC-CFA as explained in Eqs. (34) and (35) are considered, the output voltages can be rewritten as

\[ V_O = a\beta\gamma R_x \frac{V_{in}}{R_x} + \gamma R_x e_i + e_o, \]  
(67)

for non-inverting configuration and

\[ V_O = -\left( a\beta\gamma R_x \frac{V_{in}}{R_x} + \gamma R_x e_i + e_o \right), \]  
(68)

for inverting configuration, the last two terms of Eqs. (67) and (68) are offset voltages. Consequently, to reduce the offset voltages, the CC-CFA should be carefully designed to achieve these errors as low as possible. In addition, for the first term, these errors affect the magnitude of the output voltage.

Fig. 33(a) and (b) display the output voltages as a function of the input bias current \( I_B \) whereas \( V_{in}=10\text{mV} \). These figures prove that the magnitude of the output voltage can be easily/electronically...
controlled in accordance with the theoretical anticipations, as depicted in Eqs. (65) and (66).

7 Conclusion

The modified version of building block, called CC-CFA, has been introduced via this paper. The realization has been done by a BiCMOS technology to reduce offset errors at the outputs. The usabilities have been proven by the simulation and application examples. They consume a few numbers of components, while electronic controllability is still available, which differs from other recently proposed elements. The proposed CC-CFA provides low distortions, low output offset errors and wide bandwidth of frequency responses. It is very appropriate to realize in commercially-purposed integrated circuit for employing in instrumentation/measurement systems, battery-powered, portable electronic equipments or wireless communication systems. Our future work is to find more applications of the CC-CFA, emphasizing on the current or voltage-mode signal processing circuits such as signal generator, rectifier, etc.

Acknowledgement

This work was supported in part by a grant from King Mongkut’s University of Technology North Bangkok (KMUTNB).

References:


