# The New Architecture of Chinese Abacus Multiplier 

${ }^{1}$ Chien-Hung Lin, ${ }^{1}$ Yun-Fu Huang, ${ }^{1}$ Der-Her Lee, ${ }^{1}$ Pao-Hua Liao and ${ }^{2}$ Chih-Wei Hsu<br>${ }^{1}$ Department of Electrical Engineering,<br>LEE-Ming Institute of Technology<br>${ }^{2}$ General Education Center<br>LEE-Ming Institute of Technology<br>No 2-2,Lijuan Rd.,Liming,Taishan, Taipei<br>Taiwan, R.O.C<br>lkhwin2004@yahoo.com.tw


#### Abstract

This study demonstrated a $4 \times 4$ bits multiplier that was based on the Chinese abacus. Comparing the simulation results of this work with the speed and power consumption of the $4 \times 4$ bits Braun array multiplier, this $4 \times 4$ bits abacus multiplier showed a $19.7 \%$ and $10.6 \%$ delay improvement in $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ technology respectively than that of the $4 \times 4$ bits Braun array multiplier, while power consumption of the $4 \times 4$ bits abacus multiplier was $8.7 \%$ and $18 \%$ lower respectively.The performance: power-consumption*delay of the abacus multiplier is respectively,less about $23.2 \%$ and $23.5 \%$ also.


Key Words-Performance,Tree-based multipliers, Braun array multiplier,Function table, Chinese abacus multiplier, Delays, Thermometric

## 1 Introduction

Multiplication is one of the most critical operations for many computational systems. Among the various multiplier techniques available, the most well-known ones are array-based multipliers [1][2] and tree-based multipliers [3]. They are commonly used in VLSI design for implementing fast multipliers [4]-[9]. The aim of this study is to devise a multiplier based on the ancient Chinese abacus algorithm, for a more efficient operation of high speed and low power consumption..

The Chinese abacus is an old invention that has been widely used as a tool for performing arithmetic functions in China and other Asian countries for centuries. The basic architecture of the Chinese abacus is depicted in Fig.1, which represents the number of one hundred and sixty-eight. Each column on the Chinese abacus consists of upper and lower beads, in which each upper bead denotes an amount of 5 and the lower one an amount of 1. One key feature of the Chinese abacus is the use of one upper bead in each column, which minimizes operations for users. The earliest multiplier and adder employing the technique of the Chinese abacus were proposed by Gang et al. [10]-[12].


Fig. 1 Basic architecture of Chinese abacus showing the number of 168.

In this article, a novel multiplier based on the Chinese abacus was put forward as shown in Fig.2. This multiplier is made up of three segments, each with three rows of beads. Each up bead represents sixteen, while each of the middle and bottom bead represents 4 and 1 respectively. Fig. 2 depicts the number of $39\left(2 * 4^{2}+1 * 4^{1}+3 * 4^{0}\right)$ represented in the proposed Chinese abacus.


Fig. 2 The configuration of proposed novel Chinese abacus multiplier

In the proposed $4 \times 4$ bits Chinese abacus multiplier, instead of making one straight forward multiplication as shown in Fig. 3, it was done in three steps:
(1) Binary product to abacus
(2) Parallel addition
(3) Thermometric to Binary

The proposed Chinese abacus multiplier is based on an abacus adder in [15] that each column element, e.g. $\left(\mathrm{H}_{2} \mathrm{H}_{1} \mathrm{H}_{0}\left|\mathrm{M}_{2} \mathrm{M}_{1} \mathrm{M}_{0}\right| \mathrm{L}_{2} \mathrm{~L}_{1} \mathrm{~L}_{0}\right)_{\text {abacus }}$, consists of beads of three different weighting. Below shows how a number is represented:

$$
\begin{aligned}
& \left(\mathrm{H}_{2} \mathrm{H}_{1} \mathrm{H}_{0}\left|\mathrm{M}_{2} \mathrm{M}_{1} \mathrm{M}_{0}\right| \mathrm{L}_{2} \mathrm{~L}_{1} \mathrm{~L}_{0}\right)_{\text {abacus }} \\
& =\left(\mathrm{H}_{2}+\mathrm{H}_{1}+\mathrm{H}_{0}\right) * 16+\left(\mathrm{M}_{2}+\mathrm{M}_{1}+\mathrm{M}_{0}\right) * 4+\left(\mathrm{L}_{2}+\mathrm{L}_{1}+\right.
\end{aligned}
$$

$$
\left.\mathrm{L}_{0}\right)
$$

Fig. 3 shows a multiplication operation where $\mathrm{B}=$ $\left(\mathrm{b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}\right)_{2}=(1101)_{2}=13$ is the multiplicand and $\mathrm{A}=$ $\left(\mathrm{a}_{3} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{0}\right)_{2}=(1110)_{2}=14$ is the multiplier. This multiplication first begins with two partial products, i.e., $\left(\mathrm{a}_{1} \mathrm{a}_{0}\right)_{2} *(1101)_{2}=(001|011| 011)_{\text {abacus }}$ and $\left(\mathrm{a}_{3} \mathrm{a}_{2}\right)_{2} *$ $(1101)_{2}=(011|001| 111)_{\text {abacus }}$, followed by the binary products of these two partial products, which is denoted by a binary product to abacus (BPA), $(011|111| 001 \mid 011)_{\text {abacus, }}$, as shown in Fig. 3. This binary product represents a number of $(011|111| 001 \mid 011)_{\text {abacus }}=$ $2 \times 4^{3}+3 \times 4^{2}+1 \times 4^{1}+2 \times 4^{0}=182$.


Fig. 3 Example of the multiplication based on the proposed algorithm.

Figure 4 is the block diagram of the proposed multiplier. The $4 \times 4$ bits abacus multiplier is divided into three modules. The first one is the BPA (binary product to abacus) module. The second one is the PA (parallel addition) module [15]. The third one is the TB (Thermometric to Binary) [15]. These three modules are discussed in the following sections.


Fig. 4 Block diagram of the $4 \times 4$ bits abacus multiplier.

### 2.1 The BPA Module

Fig. 5 shows the block diagram of the BPA module. In this module, each $4 \times 2$ binary number, $\left(b_{3} b_{2} b_{1} b_{0}\right)_{2} *\left(a_{1} a_{0}\right)_{2}$ and $\left(b_{3} b_{2} b_{1} b_{0}\right)_{2} *\left(a_{3} a_{2}\right)_{2}$, were converted into abacus representation. $\quad\left(\mathrm{H}_{2} \mathrm{H}_{1} \mathrm{H}_{0}\left|\mathrm{M}_{2} \mathrm{M}_{1} \mathrm{M}_{0}\right| \mathrm{L}_{2} \mathrm{~L}_{1} \mathrm{~L}_{0}\right)_{\text {abacus }}$. $\left(\mathrm{H}_{2} \mathrm{H}_{1} \mathrm{H}_{0}\right)$ represented three higher beads of sixteen $\left(4^{2}\right)$. $\left(\mathrm{M}_{2} \mathrm{M}_{1} \mathrm{M}_{0}\right)$ represented the three middle beads of four $\left(4^{1}\right)$, and $\left(\mathrm{L}_{2} \mathrm{~L}_{1} \mathrm{~L}_{0}\right)$ represented three lower beads of one $\left(4^{0}\right)$.


Fig. 5 The block diagram of BPA module.

From Fig 5, one can also see that BPA module is made up of three different sub-modules, and equations (1) - (5) model he behavior of the BT module:

$$
\begin{align*}
L_{0}= & \left(I_{1}+I_{0}\right)\left(\overline{S_{1}} \cdot S_{0}\right)+\left(I_{0}\right)\left(S_{1} \cdot \overline{S_{0}}\right)+ \\
& \left(I_{1}+I_{0}\right)\left(S_{1} \cdot S_{0}\right)  \tag{1}\\
L_{1}= & \left(I_{1}\right)\left(\overline{S_{1}} \cdot S_{0}\right)+\left(I_{0}\right)\left(S_{1} \cdot \overline{S_{0}}\right)+ \\
& \left(I_{1} \oplus I_{0}\right)\left(S_{1} \cdot S_{0}\right) \tag{2}
\end{align*}
$$

$L_{2}=\left(I_{1} \cdot I_{0}\right)\left(\overline{S_{1}} \cdot S_{0}\right)+\left(\overline{I_{1}} \cdot I_{0}\right)\left(S_{1} \cdot S_{0}\right)$
$H_{0}=I_{1} \cdot S_{1}$
$H_{1}=\left(I_{1} \cdot I_{0}\right)\left(S_{1} \cdot S_{0}\right)$

The PR module adds the beads with the same weight and then transforms the beads into middle beads $\left(\mathrm{K}_{2} \mathrm{~K}_{1} \mathrm{~K}_{0}\right)$. The behavior of the PR module can be modeled in equations (6) $\sim(11)$. The function table shown in Fig. 6 is used to explained equation (8)~(11). Take Fig.6(a) in conjunction with equation (8) as an example, in order to produce various combinations in 0 and 1 for $\mathrm{C}_{\text {out: }}$ when $\mathrm{C}_{\text {out }}$ is $0,(0) \overline{X_{0}}$ covers the three combination of $\left(\mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $(00)(000)$, $\left(\begin{array}{lll}0 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 0\end{array}\right),\left(\begin{array}{lll}1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 0\end{array}\right)$ respectively; when $\mathrm{C}_{\text {out }}$ is 0 , $(0) \mathrm{f}_{2}$ covers the three combinations of $\left(\mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $\left(\begin{array}{lll}0 & 0\end{array}\right)\left(\begin{array}{lll}0 & 0 & 1\end{array}\right),\left(\begin{array}{lll}0 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 1\end{array}\right),\left(\begin{array}{llll}1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 1\end{array}\right)$ respectively; when $\mathrm{C}_{\text {out }}$ is $0, \mathrm{Y}_{1} \mathrm{f}_{1}$ covers the three combinations of $\left(\mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $\left(\begin{array}{lll}0 & 0\end{array}\right)\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)$, $\left(\begin{array}{lll}0 & 1\end{array}\right)\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)$ respectively and $\left(\mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $\left(\begin{array}{llll}1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)$ when $\mathrm{C}_{\text {out: }}$ is $1 ; \mathrm{Y}_{0} \mathrm{X}_{2}$ covers the three combinations of $\left(\mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to (0 00$)\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)$ when $\mathrm{C}_{\text {out: }}$ is 0 , and $\left(\mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to ( 01$)(11$ 1), $\left(\begin{array}{ll}1 & 1\end{array}\right)\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)$ respectively when $\mathrm{C}_{\text {out: }}$ is 1 . Others such as Fig.6(b): $\mathrm{K}_{0}$, Fig.6(c): $\mathrm{K}_{1}$ and Fig.6(d): $\mathrm{K}_{2}$ can be deduced similarly.

$$
\begin{align*}
& f_{1}=\overline{X_{2}} \cdot X_{1}  \tag{6}\\
& f_{2}=\overline{X_{1}} \cdot X_{0}  \tag{7}\\
& C_{\text {out }}=\left(Y_{1}\right) f_{1}+(0) f_{2}+(0) \overline{X_{0}}+\left(Y_{0}\right) X_{2}  \tag{8}\\
& K_{0}=\left(\overline{Y_{1}}\right) f_{1}+(1) f_{2}+\left(\mathrm{Y}_{0}\right) \overline{X_{0}}+\left(Y_{1}+\overline{Y_{0}}\right) X_{2}  \tag{9}\\
& K_{1}=\left(\overline{Y_{1}}\right) f_{1}+\left(Y_{0}\right) f_{2}+\left(Y_{1}\right) \overline{X_{0}}+\left(Y_{0}\right) X_{2}  \tag{10}\\
& K_{2}=\left(\overline{Y_{1}} \cdot Y_{0}\right) f_{1}+\left(Y_{1}\right) f_{2}+(0) \overline{X_{0}}+\left(\overline{Y_{0}}\right) X_{2} \tag{11}
\end{align*}
$$


(a)

(b)

| K1 | ( $\mathrm{Y}_{1} \mathrm{Yo}$ ) | $\left(X_{2} X_{1} X_{0}\right)$ | Func. |
| :---: | :---: | :---: | :---: |
| 0 | (0 0) | $(000)-$ | $\cdots Y_{1} \bar{X}_{0}$ |
|  |  | $\left(\begin{array}{llll}0 & 0 & 1\end{array}\right)$ | $\ldots$--> ${ }^{\text {af }}$ |
|  | (01) | $\left(\begin{array}{llll}0 & 0 & 0\end{array}\right) \dot{\prime}$ |  |
|  |  | $\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)$ | $\cdots-\bar{Y}_{0} \mathrm{X}_{2}$ |
|  | $(11)$ | $\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)$ | $\stackrel{-}{-\bar{Y}_{1} f_{1}}$ |
|  |  | $\left(\begin{array}{llll}1 & 1 & 1\end{array}\right)$ |  |
| 1 | (0 0) | (011) 1) | - |
|  |  | $\left(\begin{array}{llll}1 & 1 & 1\end{array}\right)$ |  |
|  | (0 1) | $\left(\begin{array}{lll}0 & 0 & 1\end{array}\right)$ |  |
|  | (01) | $\left(\begin{array}{lll} 0 & 1 & 1 \end{array}\right)$ |  |
|  |  | $\left(\begin{array}{lll} 0 & 0 & 0 \end{array}\right)$ |  |
|  | (1 1) |  |  |

(c)


## (d)

Fig. 6 The function table of $\mathrm{K}_{0}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \mathrm{C}_{\text {out }}$

Fig. 7 depicts the circuit of PR module in detail. What the PS module does is transferring the previous stage into higher beads, and equation (12) - (14) model the behavior of PS module.


Fig. 7 Detailed circuit of the PR module.

$$
\begin{align*}
& O_{0}=X_{0}+C_{i n}  \tag{12}\\
& O_{1}=X_{1}+C_{i n} X_{0}  \tag{13}\\
& O_{2}=0 \tag{14}
\end{align*}
$$

Below is an example that demonstrates the BPA algorithm: $\left(\mathrm{B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}\right)_{2}=(1101)_{2}=13$ and $\left(\mathrm{A}_{1} \mathrm{~A}_{0}\right)_{2}=$ $(10)_{2}=2 .(1101)_{2} *(10)_{2}=(001|011| 011)_{\text {abacus }}=$ $(0+0+1) * 16+(0+1+1) * 4+(0+1+1) * 1=26$.

### 2.2 The PA (Parallel Addition) Module:

Similar to multiplexers, this module can count two column elements of the same value simultaneously and convert the sum into a thermometric representation $\mathrm{K}_{0} \sim \mathrm{~K}_{5}$, in which $0 \leqq \mathrm{~K}_{\mathrm{i}} \leqq \mathrm{K}_{\mathrm{j}} \leqq 1$ for $\mathrm{i}>\mathrm{j}$.

From Fig. 4, one can clearly see that the numbe $\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ is the input signal of the multiplexer, while $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)$ is the selector used to modify the number $\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$. Together they produce the thermometric sum $\left(\mathrm{K}_{5} \mathrm{~K}_{4} \mathrm{~K}_{3} \mathrm{~K}_{2} \mathrm{~K}_{1} \mathrm{~K}_{0}\right)$. Note that there are only four configurations for each number $\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ or $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)$, i.e., $000,001,011$, and 111 .

Equations (15) - (22) model the behavior of PA module. The function table shown in Fig. 8 is used to explained equation (17) $\sim(22)$. Take Fig.8(a) in conjunction with equation (17) as an example, in order to produce various combinations in 0 and 1 for $\mathrm{K}_{0}$ : covers the four combinations of $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equals to $\left(\begin{array}{lll}0 & 0 & 0\end{array}\right)\left(\begin{array}{lll}0 & 0 & 0\end{array}\right)$ when $\mathrm{K}_{0}$ is 0 , and $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)$ $\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $\left(\begin{array}{lll}0 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0\end{array}\right),\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 0\end{array}\right),\left(\begin{array}{lll}0 & 0 & 1\end{array}\right)(0$ 00 ) respectively when $K_{0}$ is 1 ; (1) $\mathbf{f}_{2}$ covers the four combinations of $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $(000)(00$ 1), ( $\left.\begin{array}{lll}0 & 0 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 1\end{array}\right),\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 1\end{array}\right),\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 0 & 1\end{array}\right)$ respectively when $\mathrm{K}_{0}$ is 1 ; (1)f1 covers the four combinations of $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $(000)(01$ 1), ( $\left.\begin{array}{lll}0 & 0 & 1\end{array}\right)\left(\begin{array}{lll}0 & 1 & 1\end{array}\right),\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 1 & 1\end{array}\right),\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)$ respectively when $\mathrm{K}_{0}$ is 1 ; (1) $\mathrm{X}_{2}$ covers the four combinations of $\left(\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}\right)\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)$ equal to $(000)(11$ 1), ( $\left.0 \begin{array}{lll}0 & 1\end{array}\right)\left(\begin{array}{lll}1 & 1 & 1\end{array}\right),\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)\left(\begin{array}{lll}1 & 1 & 1\end{array}\right),\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)\left(\begin{array}{lll}1 & 1 & 1\end{array}\right)$ when $K_{0}$ is 1. Others such as Fig.8(b): $\mathrm{K}_{1}$, Fig.8(c): $\mathrm{K}_{2}$, Figure 8(d):K3, Fig.8(e): $\mathrm{K}_{4}$, Fig.8(f): $\mathrm{K}_{5}$ can be deduced similarly.
$f_{1}=\overline{X_{2}} . \quad X_{1}$

$$
\begin{align*}
& f_{2}=\overline{X_{1}} \cdot X_{0}  \tag{16}\\
& K_{0}=(1) f_{1}+(1) f_{2}+\left(Y_{0}\right) \overline{X_{0}}+(1) X_{2}  \tag{17}\\
& K_{1}=(1) f_{1}+\left(Y_{0}\right) f_{2}+\left(Y_{1}\right) \overline{X_{0}}+(1) X_{2}  \tag{18}\\
& K_{2}=\left(\mathrm{Y}_{0}\right) f_{1}+\left(Y_{1}\right) f_{2}+\left(\mathrm{Y}_{2}\right) \overline{X_{0}}+(1) X_{2}  \tag{19}\\
& K_{3}=\left(\mathrm{Y}_{1}\right) f_{1}+\left(Y_{2}\right) f_{2}+(0) \overline{X_{0}}+\left(Y_{0}\right) X_{2}  \tag{20}\\
& K_{4}=\left(\mathrm{Y}_{2}\right) f_{1}+(0) f_{2}+(0) \overline{X_{0}}+\left(Y_{1}\right) X_{2}  \tag{21}\\
& K_{5}=(0) f_{1}+(0) f_{2}+(0) \overline{X_{0}}+\left(Y_{2}\right) X_{2} \tag{22}
\end{align*}
$$


(a)

| K1 | (Y2Y1Yo) | ( $\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ ) | Func. |
| :---: | :---: | :---: | :---: |
| 0 | $\begin{aligned} & \left(\begin{array}{lll} 0 & 0 & 0 \end{array}\right) \\ & \left(\begin{array}{lll} 0 & 0 & 1 \end{array}\right) \end{aligned}$ | $\left.\begin{array}{l} \left(\begin{array}{lll} 0 & 0 & 0 \end{array}\right) \cdots \cdots \\ \left(\begin{array}{lll} 0 & 0 & 1 \end{array}\right) \cdots \cdots \\ \left(\begin{array}{l} 0 \end{array} 0\right. \end{array}\right)$ |  |
| 1 | $\begin{aligned} & \left(\begin{array}{lll} 0 & 0 & 0 \end{array}\right) \\ & \left(\begin{array}{lll} 0 & 0 & 1 \end{array}\right) \\ & \left(\begin{array}{lll} 0 & 1 & 1 \end{array}\right) \\ & \left(\begin{array}{lll} 1 & 1 & 1 \end{array}\right) \end{aligned}$ | $\left.\begin{array}{ll:}\left(\begin{array}{lll}0 & 1 & 1\end{array}\right) \\ \left(\begin{array}{ll}1 & 1 \\ 1\end{array}\right) \\ \left(\begin{array}{ll}0 & 0 \\ 1\end{array}\right) \\ \left(\begin{array}{ll}0 & 1 \\ 0 & 1\end{array}\right) & \left(\begin{array}{ll}1 & 1 \\ 1\end{array}\right) \\ \left(\begin{array}{ll}0 & 0\end{array}\right) & 0\end{array}\right)$ | $\begin{aligned} & -(1) f_{1} \\ & -(1) X_{2} \end{aligned}$ |

(b)

(c)

(d)

(e)

(f)

Fig. 8 The function table of $\mathrm{K}_{0}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \mathrm{~K}_{3}, \mathrm{~K}_{4}, \mathrm{~K}_{5}$

Fig. 9 shows the detailed circuits. It is evident that the PA module can count all the beads simultaneously.



Fig. 9 The circuit of $\left(\mathrm{K}_{0} \mathrm{~K}_{1} \mathrm{~K}_{2} \mathrm{~K}_{3} \mathrm{~K}_{4} \mathrm{~K}_{5}\right)$ in PA module.

### 2.3 The TB (Thermometric to Binary) Transformation Module

The function of this module is to transform thermometric representation to binary numbers, where either the higher or lower part numbers of $\mathrm{K}_{5}-\mathrm{K}_{0}$ are converted into binary numbers as shown in Fig.4. The following equations can help to determine the output signals $\mathrm{S}_{1}, \mathrm{~S}_{0}$ and $\mathrm{C}_{\text {out }}$ are determined using the following equations:

$$
\begin{equation*}
C_{o u t}=C_{i n} K_{2}+K_{3} \tag{23}
\end{equation*}
$$

$$
\begin{align*}
& S_{0}=\overline{C_{i n}} \overline{K_{1}} K_{0}+\overline{C_{i n}} \overline{K_{3}} K_{2}+\overline{C_{i n}} \overline{K_{5}} K_{4}+ \\
& C_{i n} \overline{K_{0}}+C_{i n} \overline{K_{2}} K_{1}+C_{i n} \overline{K_{4}} K_{3}+C_{i n} K_{5} \tag{24}
\end{align*}
$$

$S_{1}=\overline{C_{i n}} \overline{K_{3}} K_{1}+C_{i n} \overline{K_{2}} K_{0}+C_{i n} K_{4}+K_{5}$

The detailed circuits of the TB module are depicted in Fig. 10.

(a)

(b)

(c)

Fig. 10 (a) The circuit of $\mathrm{C}_{\text {out }}$ in TB block, (b) The circuit of $S_{0}$ in TB block, (c)The circuit of $S_{1}$ in TB block.

## 3 Simulations and Comparisons

In the previous sections, we looked at the Chinese abacus and constructed a prototype multiplier based on its principles. In order to simulate the circuits of this prototype multiplier, HSPICE as well as the $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ TSMC CMOS technology were employed, while the length and the width of the transistors were kept as small as this technology would allow to simplify
the process. For the PMOS transistors, the width was two and a half times longer than the NMOS transistors. For each output in the simulation, this article used CMOS inverters as the loads. Finally, the simulation ran on the $0.35 \mu \mathrm{~m}$ CMOS technology at a frequency of 50 MHz , and the output curve, input curve, and power consumption curve were plotted as shown in Fig. 11 and 12 respectively.


Fig. 11 Simulation output and input waves of the 4-bit Chinese abacus multiplier


Fig. 12 Simulation power consumption of the 4-bit Chinese abacus multiplier.

The simulation results are compared with those of the Braun array multiplier, as listed in Table 1.The delay is defined as the longest signal time from input to output with all input patterns. The $4 \times 4$ abacus multiplier results a delay of 2.83 ns and 1.432 ns for $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ TSMC CMOS technologies, respectively. These data are $19.7 \%$ and $10.6 \%$ less than those of the Braun array multiplier for the same $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ technologies, respectively.

The power consumption levels of various multipliers using different methodologies is also listed in Table 1.The average results of the power consumption are different for all input patterns. The simulation was performed at a frequency of 50 MHz . For the 4 -bit abacus multiplier power consumptions were $8.7 \%$ and $18 \%$ less than those of the Braun array multiplier with $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ technologies,respectively.From these results, we conclude that the abacus multiplier still has competitive with the Braun array multiplier. The chip layout of the $4 \times 4$ abacus multiplier is shown in Fig. 13.

TABLE 1. Simulation results of the $4 \times 4$ array multiplier and abacus multiplier

|  | Tech. | $[14]$ | Braun | Abacu <br> s | Reduction <br> $\%$ <br> (compare <br> to Braun $)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Delay <br> $(\mathbf{n s})$ | 0.35 | - | 3.39 | 2.83 | $19.7 \%$ |
|  | 0.18 | 3.97 | 1.584 | 1.432 | $10.6 \%$ |
| Power | 0.35 | - | 313 | 288 | $8.7 \%$ |
| $(\boldsymbol{\mu w})$ | 0.18 | 145.5 | 45.2 | 38.3 | $18 \%$ |
| $\mathbf{P} * \mathbf{D}$ <br> $(\boldsymbol{\mu} \mathbf{w} * \mathbf{n}$ <br> $\mathbf{s})$ | 0.35 | - | 1061 | 815 | $23.2 \%$ |

## 4 Conclusion

This study put forward a multiplier based on algorithm of the Chinese abacus and simulated all results using both the $0.18 \mu \mathrm{~m}$ and $0.35 \mu \mathrm{~m}$ TSMC CMOS technology. The simulation results showed that delay level of the $4 \times 4$ bits abacus multiplier is $19.7 \%$ and $10.6 \%$ better respectively in $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ technology than those of Braun array multiplier; furthermore, power consumption of the $4 \times 4$ bits abacus multiplier showed an $8.7 \%$ and $18 \%$ improvement respectively in $0.35 \mu \mathrm{~m}$ and $0.18 \mu \mathrm{~m}$ technology than those of Braun array multiplier. Therefore, it is obvious that the abacus multiplier proposed by this study has a competitive advantage over the conventional fast multipliers, as it can significantly reduce delay and power consumption.


Fig. 13 The chip layout of $4 \times 4$ abacus multiplier in $0.35 \mu \mathrm{~m}$ TSMC CMOS technology.

## References:

[1] S. D. Pezaris, A 40 -ns 17 -bit by 17 -bit array multipliers, IEEE Transactions on Computers, Vol. 20, April 1971, pp. 442-447.
[2] K.Z. Pekmestzi, Multiplexer-based array multipliers, IEEE Transactions on Computers, Vol. 48, No. 1, Jan. 1999, pp. 15-23.
[3] C. Wallace, A suggestion for a fast multiplier, IEEE Transactions on Electronic Computers, Vol. 13, 1964, pp. 14-17.
[4] Hwang-Cherng Chow, I-Chyn Wey and Hsing-Chung Liang, High Speed Pipelined Booth Multiplier, WSEAS Transactions on Circuits and Systems, Issue 5, Vol. 4, May 2005,pp.495-505
[5] S.Anipana, P. A. Janakiraman, Serial to Parallel Conversion of Pulse-rate Signals using Binary Rate Multiplier, Principle,India Annual conference proceedings of the IEEE INDICION, 20-22 Dec. 2004,pp.359-362.
[6] Kenny Johansson, Oscar Gustafsson, and Lars Wanhammar, Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters,

Proceedings of the 10th WSEAS International Conference on CIRCUITS, Vouliagmeni, Athens, Greece, July 10-12, 2006,pp324-329
[7] Yang Ai-Min, Zhang Wen-Xiang, A Fast Multiplier Design over Composite Fields, WSEAS Transactions on Systems, Issue 3, Vol. 6, Mar. 2007,pp.444-448
[8] Jenn-Shyong Horng,I-Chang Jou1 and Chiou-Yng Lee, On complexity of normal basis multiplier using modified Booth's algorithm, Proceedings of the 7th WSEAS International Conference on Applied Informatics and Communications, Athens, Greece, Aug. 24-26, 2007,pp12-17
[9] Guoping Wang, A Reconfigurable Unsigned/Signed Binary Multiplier, WSEAS Transactions on Circuits and Systems, Issue 5, Vol. 3, July 2004,pp.1079-1084
[10] Franco Maloberti and Chen Gang, The Chinese Abacus method: can we use it for digital arithmetic, Proceedings of the 8th Great Lakes Symposium on VLSI, 19-21, Feb. 1998 pp. 192 - 195.
[11] Franco Maloberti and Chen Gang, Use of the Chinese Abacus method for digital arithmetic functions, Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, Vol. 5, 31 May - 3 June 1998 pp. 213-216.
[12] Franco Maloberti and Chen Gang, Performing Arithmetic Functions with the Chinese Abacus Approach, IEEE Transaction on circuits and systems-II: Analog and digital signal processing, Vol. 46,No. 12, Dec. 1999, pp. 1512 - 1515.
[13] Shu-Chung Yi., Kun-Tse Lee., Jin-Jia Chen., Chien-Hung Lin., Chuen-Ching Wang., Chin-Fa Hsieh and Chih-Yung Lu., The new architecture of radix-4 Chinese abacus adder, IEEE International Symposium on Multiple-Valued Logic, 17-20 May. 2006, pp. 12-15.
[14] Vasefi, F., and Abid, Z, Low power n-bit adders and multiplier using lowest-number-of-transistor 1-bit adders, Canadian Conference on Electrical and Computer Engineering, May. 2005, pp. 1731 1734.
[15] Shu-Chung Yi, Zi-Yi Zhao, Chien-Hung Lin, Yu-Zhi Xie, Yen-Ju Chen, Yi-Jie Lin, The novel Chinese abacus adder, IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Ambassador Hotel, Hsinchu, Taiwan, April 25-27, 2007, pp. 270-273.

