A Novel Linear Array for Discrete Cosine Transform

Yaw-Shih Shieh* Tze-Yun Sung* Hsi-Chin Hsin**
*Department of Microelectronics Engineering
Chung Hua University
707, Sec. 2, Wufu Road, Hsinchu City 300-12
TAIWAN
**Department of Computer Science and Information Engineering
National United University
1, Lien-Da, Miaoli 360-03
TAIWAN
ysdaniel@chu.edu.tw, bobsung@chu.edu.tw, hsin@nuu.edu.tw

Abstract: - Discrete cosine transform (DCT) and inverse DCT (IDCT) have been widely used in many image processing systems. In this paper, a novel linear-array of DCT and IDCT is derived from the data flow of subband decompositions representing the factorized coefficient matrices in the matrix formulation of the recursive algorithm. For increasing the throughput as well as decreasing the hardware cost, the input and output data are reordered. The proposed 8-point DCT/IDCT processor with four multipliers, simple adders, and less registers and ROM storing the immediate results and coefficients, respectively, has been implemented on FPGA. The linear-array DCT/IDCT processor with the computation complexity $O(5N/8)$ and hardware complexity $O(N/2)$ is fully pipelined and scalable for variable length DCT/IDCT computations.

Key-Words: - DCT/IDCT, subband decomposition, linear-array, pipelined, scalable.

1 Introduction

Discrete cosine transform (DCT) is one of the major operations in various image/video compression standards [1]. Though fast Fourier transform (FFT) can be used to implement DCT, it requires complex-valued computations; and moreover, $N$-point DCT by FFT contains $O(\log 2N + 1)$ stages. The conventional DCT architectures using distributed arithmetic involve complex hardware with a great number of registers [2-6]. Other commonly used DCT architectures with matrix formulation and distributed memory [7-11] are however not suited for VLSI implementation because the hardware complex is proportional to the length of DCT, which leads to the scalability problem of variable length DCT computations. In this paper, we propose a novel linear-array architecture for scalable DCT/IDCT implementation.

The remainder of this paper proceeds as follows. In section 2, we propose the fast DCT/IDCT algorithm based on subband decomposition. In section 3, a programmable and reconfigurable FPGA-based implementation with low hardware cost is proposed for the fast DCT/IDCT computation. The performance comparison with conclusions can be found in section 4.

The National Science Council of Taiwan, under Grant NSC98-2221-E-216-037 supported this work.
Corresponding author: Tze-Yun Sung, bobsung@chu.edu.tw.

2 Fast DCT/IDCT Algorithm

For a $N$-point signal, $x[n]$, the discrete cosine transform (DCT) [1] is defined as

$$C[k] = a[k] \sum_{n=0}^{N-1} x[n] \cos \left( \frac{(2n+1)k\pi}{2N} \right)$$

where $k = 0, \ldots, N - 1$, $a[0] = 1/\sqrt{N}$, and $a[k] = \sqrt{2/N}$ for $k > 0$. Let $x_l[n]$ and $x_h[n]$ denote the low-frequency and high-frequency subband signals of $x[n]$, respectively, which are defined as

$$x_l[n] = \frac{1}{2} \{ x[2n] + x[2n+1] \}$$

$$x_h[n] = \frac{1}{2} \{ x[2n] - x[2n+1] \}$$

where $n = 0,1,2,\ldots,(N/2)-1$.

As one can see, the DCT of $x[n]$ can be rewritten as

$$C[k] = \sum_{n=0}^{(N/2)-1} a[k] x[2n] \cos \left( \frac{(4n+1)k\pi}{2N} \right)$$

$$+ \sum_{n=0}^{(N/2)-1} a[k] x[2n+1] \cos \left( \frac{(4n+3)k\pi}{2N} \right)$$

WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS

ISSN: 1109-2734

Issue 5, Volume 9, May 2010
\begin{align*}
= 2 \cos \left( \frac{\pi k}{2N} \right) \sum_{n=0}^{(N/2)-1} \alpha[k] x_L[n] \cos \left( \frac{(2n+1)k\pi}{N} \right) \\
+ 2 \sin \left( \frac{\pi k}{2N} \right) \sum_{n=0}^{(N/2)-1} \alpha[k] x_H[n] \sin \left( \frac{(2n+1)k\pi}{N} \right)
\end{align*}

where $C_L[k]$ and $S_H[k]$ are the subband DCT and DST (discrete sine transform) of $x[n]$, respectively.

\section{2.1 Fast DCT Algorithm Based on Subband Decomposition}

Without loss of generality, the 8-point fast DCT algorithm based on subband decomposition is proposed for the widely used JPEG and MPEG-1/2 standards, which can be easily extended to variable length DCT computations. The vector form of 8-point DCT can be written as

\[ C_8 = \begin{bmatrix} T_{SB\_DCT,8} & T_{SB\_DST,8} \end{bmatrix} \begin{bmatrix} x_L \\ x_H \end{bmatrix}_{8 \times 1} \]  

where $C_8 = [C[0] \ldots C[7]]^T$, $x_L = [x_L[0] \ldots x_L[3]]^T$, and $x_H = [x_H[0] \ldots x_H[3]]^T$, and $T_{SB\_DCT,8}$ and $T_{SB\_DST,8}$ denote the $8 \times 4$ matrices of subband DCT and subband DST, respectively, which can form orthonormal bases for the two orthogonal subspaces of $R^8$.

The data flow of computing the 2-point subband DCT: $C_{LL,2}$ and subband DST: $C_{LH,2}$ for the 8-point DCT is shown in Fig. 1. As one can see, data flow of computing $C_{HL,2}$ and $C_{HH,2}$ can be obtained in a similar way, and therefore is not shown in Fig. 1. All of the 2-point subband DCT and DST are given by

\[ C_{LL,2} = \begin{bmatrix} T_{SB\_DCT,2} \\ T_{SB\_DST,2} \end{bmatrix}_{2 \times 2} \begin{bmatrix} x_{LL} \\ x_{LH} \end{bmatrix}_{2 \times 1} \]  

\[ C_{LH,2} = \begin{bmatrix} T_{SB\_DCT,2} \\ T_{SB\_DST,2} \end{bmatrix}_{2 \times 2} \begin{bmatrix} x_{LH} \\ x_{HH} \end{bmatrix}_{2 \times 1} \]  

\[ C_{HL,2} = \begin{bmatrix} T_{SB\_DCT,2} \\ T_{SB\_DST,2} \end{bmatrix}_{2 \times 2} \begin{bmatrix} x_{HL} \\ x_{HLH} \end{bmatrix}_{2 \times 1} \]  

\[ C_{HH,2} = \begin{bmatrix} T_{SB\_DCT,2} \\ T_{SB\_DST,2} \end{bmatrix}_{2 \times 2} \begin{bmatrix} x_{HH} \\ x_{HHH} \end{bmatrix}_{2 \times 1} \]  

Thus, we have

\[ \begin{bmatrix} C_{LL,2} \\ C_{LH,2} \\ C_{HL,2} \\ C_{HH,2} \end{bmatrix} = R_8 \cdot x_8 \]  

and

\[ R_8 = \begin{bmatrix} \frac{\sqrt{2}}{8} \cdot \frac{1}{2} & \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & -\frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & \frac{1}{2} & -\frac{1}{2} \\ \frac{1}{2} & \frac{1}{2} & -\frac{1}{2} & -\frac{1}{2} \end{bmatrix} \]

Similarly, we have the following

\[ C_{L,4} = [T_{SB\_DCT,4} \ T_{SB\_DST,4}]_{4 \times 4} \cdot \begin{bmatrix} x_{LL,2} \\ x_{LH,2} \end{bmatrix}_{4 \times 1} \]

\[ C_{H,4} = [T_{SB\_DCT,4} \ T_{SB\_DST,4}]_{4 \times 4} \cdot \begin{bmatrix} x_{HL,2} \\ x_{HH,2} \end{bmatrix}_{4 \times 1} \]

Fig. 2 depicts the relationship between $\hat{C}_{LL,4}$ and $C_{LL,2}$, which can be obtained by the following:

\[ \hat{C}_{LL,4} = T_{SB\_DCT,4} \cdot x_{LL,2} \]

\[ C_{LL,2} = T_2 \cdot x_{LL,2} \]

where $T_2$ is the $2 \times 2$ transform matrix of the conventional 2-point DCT. Hence, equation (14) can be rewritten as

\[ \hat{C}_{LL,4} = T_{SB\_DCT,4} \cdot T_2^{-1} \cdot C_{LL,2} \]

The relationship between $\hat{S}_{LH,4}$ and $C_{LH,2}$ shown in Fig. 3 is based on the following.

\[ \hat{S}_{LH,4} = T_{SB\_DST,4} \cdot x_{LH,2} \]

\[ C_{LH,2} = T_2 \cdot x_{LH,2} \]

Thus, we have

\[ \hat{S}_{LH,4} = T_{SB\_DST,4} \cdot T_2^{-1} \cdot C_{LH,2} \]

Similarly, based on equation (5) and the following equations:

\[ C_{L,4} = T_4 \cdot x_{L,4} \]

\[ C_{H,4} = T_4 \cdot x_{H,4} \]

where $T_4$ is the $4 \times 4$ transform matrix of the conventional 4-point DCT. We have

\[ \hat{C}_{L,8} = T_{SB\_DCT,8} \cdot x_{L,4} \]

\[ \hat{C}_{H,8} = T_{SB\_DST,8} \cdot x_{H,4} \]

Fig. 4 depicts data flow of computing $C_{L,4}$ and $C_{H,4}$ using 4-point subband DCT and DST.
depicts data flow of computing \( \hat{C}_{L,8} \) and \( C_{L,4} \) based on subband decomposition. Data flow of computing \( \hat{S}_{H,8} \) and \( C_{H,4} \) based on subband decomposition is shown in Fig. 6. Data flow of computing \( C_8 \) using 8-point subband DCT and DST is shown in Fig. 7. In other words, \( C_8 \) can be obtained by

\[
C_8 = \hat{C}_{L,8} + \hat{S}_{H,8}
\]  

(24)

Base on eqs. (12), (13), (16), (19), (22) and (23), we have

\[
C_8 = F_8 \cdot [C_{L,2}^T \ C_{LH,2}^T \ C_{HH,2}^T \ C_{HH,2}^T]^T
\]  

(25)

where

\[
F_8 = \begin{bmatrix} F_3 & F_4 \end{bmatrix}
\]

(26)

\[
K_1 = \begin{bmatrix} K_1 \ K_{24 \times 4} \end{bmatrix}_{8 \times 8}
\]

(27)

\[
K_3 = \begin{bmatrix} 1.4142 \ 0 \\ 0 \ 1.3870 \\ 0 \ 0 \ 1.3066 \\ 0 \ 0 \ 0 \ 1.1759 \\ 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 0 \ -0.7857 \\ 0 \ 0 \ -0.5412 \ 0 \ \end{bmatrix}
\]

(28)

\[
K_4 = \begin{bmatrix} 0 \ 0 \ 0 \ 0 \\ 0.2549 \ 0 \ -0.1056 \ 0 \\ 0 \ 0.5 \ 0 \ -0.2071 \\ 0.307 \ 0.7259 \ 0 \\ 0 \ 0.5412 \ 1.3066 \\ 0.4500 \ 1.0864 \ 0 \\ 0 \ 1.2071 \ 0 \ -0.5 \\ 1.2815 \ 0 \ -0.5308 \ 0 \ \end{bmatrix}
\]

(29)

According to equations (27) ~ (30), we have

\[
C_8 = \hat{F}_8 \cdot R_8 \cdot x_8
\]  

(32)

where

\[
1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 0.9239 0.3827 0 0 0 0
0 0 -0.3827 0.9239 0 0 0 0
0 0 0 0 0.9062 0.3754 0.1802 -0.0746
0 0 0 0 -0.1802 -0.0746 0.9062 -0.3754
0 0 0 0 -0.3182 0.7682 0.2126 0.5133
0 0 0 0 0.2126 -0.5133 0.3182 0.7682
\]

(33)

Finally, the proposed 8-point DCT computation based on subband decomposition is as follows:

\[
C_8 = \hat{F}_8 \cdot R_8 \cdot x_8
\]  

(32)

where

\[
1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 0.9239 0.3827 0 0 0 0
0 0 -0.3827 0.9239 0 0 0 0
0 0 0 0 0.9062 0.3754 0.1802 -0.0746
0 0 0 0 -0.1802 -0.0746 0.9062 -0.3754
0 0 0 0 -0.3182 0.7682 0.2126 0.5133
0 0 0 0 0.2126 -0.5133 0.3182 0.7682
\]

(33)

Fig. 8 shows block diagram of the proposed DCT computation; one of the advantages is that \( R_8 \) is orthogonal, and all of the sub-matrices of \( \hat{F}_8 \) are orthonormal.

### 2.2 Fast IDCT Algorithm Based on Subband Decomposition

According to eq. (31), IDCT can be obtained by

\[
x_8 = R_8^{-1} \cdot \hat{F}_8^{-1} \cdot C_8
\]  

(34)

where

\[
R_8^{-1} = \frac{8}{\sqrt{2}}
\]

(35)

\[
\hat{F}_8^{-1} = \frac{1}{2}
\]

(36)
As $R_8$ is orthogonal and all of the sub-matrices of $\hat{F}_8$ are orthonormal, the inverse of $R_8$ and $\hat{F}_8$ can be obtained easily. In addition, it takes only twenty multiplication operations for both DCT and IDCT.

3 A Linear Array for DCT and IDCT

Based on the proposed approach to fast DCT computation shown in Fig. 8, an efficient architecture for implementing the fast DCT/IDCT processor is thus presented in this section. Recall that the DCT of a signal, $x_8$, can be efficiently obtained by $C_8 = \hat{F}_8 \cdot R_8 \cdot x_8$. Let $y_8 = R_8 \cdot x_8$, then we have $C_8 = \hat{F}_8 \cdot y_8$. The matrix-vector multiplication of $R_8 \cdot x_8$, in which six CSA(3,2)s (carry-save-adder (3,2)) and one CLA (carry-look-ahead-adder) [12-13] are utilized, and therefore four simple-addition time and one CLA computation time is required to compute each element of $y_8$. The multiplier-array (MA) consisted of four multipliers and the CLA-array (CA) consisted of eight CLAs, respectively, which are used to compute the matrix-vector computation of $\hat{F}_8 \cdot y_8$; thus, only one multiplication time with one CLA computation time is needed to compute each element of $C_8$, i.e. the DCT coefficient. Fig. 9 depicts data flow of the proposed fast DCT processor with pipelined linear-array architecture [14]. As a result, only five multiplication cycles with five addition cycles are needed to compute 8-point DCT. In general, for $N$-point DCT, the computation time and hardware complexity of the proposed fast DCT processor are $O(5N/8)$ and $O(N/2)$, respectively.

Figure 10 shows data flow of the proposed fast IDCT algorithm [14], where $C_8$ is the DCT of an 8-point signal $x_8$; $z_8 = \hat{F}_8^{-1} \cdot C_8$, and $x_8 = R_8^{-1} \cdot z_8$. The so-called full-CSA(4,2) (FCSA(4,2)) consisted of two CSA(3,2) and one CLA for the computation of $z_8$. It is noted that the CLA-array consisted of eight CLAs can also be used for the computation of $x_8$. As shown in Fig. 10, only five multiplication cycles with three addition cycles are needed to compute 8-point IDCT. As one can see, the computation time and hardware complexity of the proposed fast IDCT architecture are the same as that of the proposed fast DCT architecture. In addition, only 16-word RAM/registers and 10-word ROM are required to store the intermediate results and constants, respectively; and the latency time is only 5-multiplication-cycle.

Fig. 11 shows system block diagram of the proposed fast DCT/IDCT architecture. The platform for architecture development and verification has been designed as well as implemented in order to evaluate the development cost. Fig. 12 depicts block diagram of the platform. In which, the 8051 microcontroller reads data from PC via DMA channel and writes the result back to PC by USB 2.0 bus; the Xilinx® XC2V6000 FPGA chip implements the proposed DCT processor [15]. The architecture development and verification board shown in Fig. 13 is to verify and evaluate the proposed DCT/IDCT architecture. Moreover, the reusable intellectual property (IP) DCT/IDCT core has also been implemented in Matlab® for functional simulations. The hardware code written in Verilog® is running on a workstation with the ModelSim® simulation tool and Xilinx® ISE smart compiler. In addition, the FPGA platform shown in Fig. 12 is to verify and evaluate the proposed DCT architecture. It is noted that the throughput can be improved by using the proposed architecture while the computation accuracy is the same as that obtained by using the conventional one with the same word length. Thus, the proposed programmable DCT/IDCT architecture is able to improve the power consumption and computation speed significantly. The proposed DCT/IDCT processor used to compute 8/16/32/64-point DCT/IDCT are composed mainly of the 8-point DCT/IDCT core; the computation complexity using a single 8-point DCT/IDCT core is $O(5N/8)$ for extending $N$-point DCT/IDCT computation.

4 Conclusion

By taking advantage of subband decomposition, a high-efficiency architecture with pipelined structures is proposed for fast DCT/IDCT computation. Specifically, the proposed DCT/IDCT architecture not only improves throughput by more than two times that of the conventional architectures [2-6], but also saves memory space significantly [1]. Table 1 shows comparisons between the proposed architecture and the conventional architectures [2-6]. Table 2 shows comparisons with other commonly used architectures [1], [7-8]. In addition, the proposed fast DCT/IDCT architecture is highly regular, scalable, and flexible. The DCT/IDCT processor designed by using the portable and reusable Verilog® is a reusable IP, which can be implemented in various processes; combined with efficient use of hardware resources for trade-offs of
performance, area and power consumption; and therefore is much suited to the JPEG and MPEG-1/2 applications.

References:
The conventional architectures

The proposed high-efficient architecture

<table>
<thead>
<tr>
<th>Processors</th>
<th>8-point DCT/IDCT</th>
<th>The conventional architectures</th>
<th>The proposed high-efficient architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-multipliers</td>
<td>16</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Real-Adders</td>
<td>18</td>
<td>26</td>
<td></td>
</tr>
<tr>
<td>RAM (Registers)</td>
<td>64</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>ROM</td>
<td>6</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Hardware complexity</td>
<td>$O(N - \log_2 N + 1)$</td>
<td>$O(N / 2)$</td>
<td></td>
</tr>
<tr>
<td>Computation complexity</td>
<td>$O(2N)$</td>
<td>$O(5N / 8)$</td>
<td></td>
</tr>
<tr>
<td>Latency</td>
<td>16</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Pipelinability</td>
<td>no</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>Scalability</td>
<td>poor</td>
<td>better</td>
<td></td>
</tr>
<tr>
<td>Power consumption</td>
<td>poor</td>
<td>better</td>
<td></td>
</tr>
</tbody>
</table>

Table 1 Comparisons of the proposed architecture and the conventional architectures

Table 2 Comparisons of the proposed architecture and other commonly used architectures

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-multipliers</td>
<td>-</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>CORDIC</td>
<td>-</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>Real-adders</td>
<td>10</td>
<td>14</td>
<td>26</td>
</tr>
<tr>
<td>Complex-Multipliers</td>
<td>3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Delay elements (Words)</td>
<td>171</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Hardware complexity</td>
<td>$O(\log N)$</td>
<td>$O(\log N)$</td>
<td>$O(N/2)$</td>
</tr>
<tr>
<td>Computation complexity</td>
<td>$O(N \log N)$</td>
<td>$O(N \log N)$</td>
<td>$O(5N / 8)$</td>
</tr>
<tr>
<td>Pipelinability</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Scalability</td>
<td>good</td>
<td>good</td>
<td>better</td>
</tr>
</tbody>
</table>
Fig. 1 Data flow of computing the 2-point subband DCT

Fig. 2 Data flow of computing $\hat{C}_{LL,4}$ and $C_{LL,2}$ based on subband decomposition

Fig. 3 Data flow of computing $C_{LM,2}$ and $\hat{S}_{LM,4}$ based on subband decomposition
Fig. 4 Data flow of computing $C_{L4}$ and $C_{H4}$ using 4-point subband DCT and DST

Fig. 5 Data flow of computing $\hat{C}_{L8}$ and $C_{L4}$ based on subband decomposition

Fig. 6 Data flow of computing $\hat{S}_{H8}$ and $C_{H4}$ based on subband decomposition
Fig. 7 Data flow of computing $C_8$ using 8-point subband DCT and DST

\[
\begin{bmatrix}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & -1 & -1 & -1 & -1 & -1 \\
1 & 1 & -1 & -1 & 1 & 1 & -1 & -1 \\
1 & 1 & -1 & -1 & -1 & 1 & 1 & 1 \\
1 & -1 & 1 & -1 & 1 & -1 & 1 & 1 \\
1 & -1 & 1 & -1 & -1 & 1 & 1 & 1 \\
1 & -1 & -1 & 1 & 1 & -1 & -1 & 1 \\
1 & -1 & -1 & 1 & -1 & 1 & 1 & -1 \\
\end{bmatrix}
\]

$R_8 = \frac{\sqrt{2}}{8}$

\[
\begin{bmatrix}
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0.9239 & 0.3827 & 0 & 0 & 0 & 0 \\
0 & 0 & -0.3827 & 0.9239 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0.9062 & 0.3754 & 0.1802 & -0.0746 \\
0 & 0 & 0 & 0 & -0.1802 & -0.0746 & 0.9062 & -0.3754 \\
0 & 0 & 0 & 0 & -0.3182 & 0.7682 & 0.2126 & 0.5133 \\
0 & 0 & 0 & 0 & 0.2126 & -0.5133 & 0.3182 & 0.7682 \\
\end{bmatrix}
\]

$\hat{F}_8 = 2$}

Fig. 8 Block diagram of the proposed (8-point) fast DCT algorithm based on subband decomposition
Fig. 9 Data flow of the proposed fast DCT processor with pipelined linear-array architecture (Add._: addition-cycle, Mul._: multiplication-cycle)

<table>
<thead>
<tr>
<th>Cycles</th>
<th>FA</th>
<th>MA</th>
<th>CA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add._1</td>
<td>y[0]</td>
<td>--</td>
<td>C[0]</td>
</tr>
<tr>
<td>Add._2</td>
<td>y[1]</td>
<td>--</td>
<td>C[1]</td>
</tr>
<tr>
<td>Add._3</td>
<td>y[2]</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Mul._1</td>
<td>y[3]</td>
<td>y[2] \cdot 0.9239, y[2] \cdot (-0.3827), y[3] \cdot 0.3827, y[3] \cdot (0.9239)</td>
<td>--</td>
</tr>
<tr>
<td>Mul._2</td>
<td>y[5]</td>
<td>y[4] \cdot 0.9062, y[4] \cdot (-0.1802), y[4] \cdot (-0.3182), y[4] \cdot 0.2126</td>
<td>--</td>
</tr>
<tr>
<td>Mul._3</td>
<td>y[6]</td>
<td>y[5] \cdot 0.3754, y[5] \cdot (-0.0746), y[5] \cdot 0.7682, y[5] \cdot 0.5133</td>
<td>--</td>
</tr>
<tr>
<td>Mul._4</td>
<td>y[7]</td>
<td>y[6] \cdot 0.1802, y[6] \cdot 0.9062, y[6] \cdot 0.2126, y[6] \cdot 0.3182</td>
<td>--</td>
</tr>
<tr>
<td>Mul._5</td>
<td>y[7] \cdot (-0.0746), y[7] \cdot (-0.3754), y[7] \cdot 0.5133, y[7] \cdot 0.7682</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>Add._5</td>
<td>----</td>
<td>C[4], C[5], C[6], C[7]</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 10 Data flow of the proposed fast IDCT processor with pipelined linear-array architecture

<table>
<thead>
<tr>
<th>Cycles</th>
<th>MA</th>
<th>FCSA</th>
<th>CA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mul._1</td>
<td>C[2] \cdot 0.9239, C[3] \cdot (-0.3827), C[2] \cdot 0.3827, C[3] \cdot 0.92393</td>
<td>z[0], z[1]</td>
<td>--</td>
</tr>
<tr>
<td>Mul._2</td>
<td>C[4] \cdot 0.9062, C[5] \cdot (-0.1802), C[6] \cdot (-0.3182), C[7] \cdot 0.2126</td>
<td>z[2], z[3]</td>
<td>C_0+C_1=C_01</td>
</tr>
<tr>
<td>Mul._3</td>
<td>C[4] \cdot 0.3754, C[5] \cdot 0.3754, C[6] \cdot 0.7682, C[7] \cdot (-0.5133)</td>
<td>z[4]</td>
<td>C_01+C_2=C_02</td>
</tr>
<tr>
<td>Mul._4</td>
<td>C[4] \cdot (-0.3182), C[5] \cdot 0.7682, C[6] \cdot 0.2126, C[7] \cdot 0.5144</td>
<td>z[5]</td>
<td>C_02+C_3=C_03</td>
</tr>
<tr>
<td>Mul._5</td>
<td>C[4] \cdot 0.2126, C[5] \cdot (-0.5133), C[6] \cdot 0.3182, C[7] \cdot 0.7682</td>
<td>z[6]</td>
<td>C_03+C_4=C_04</td>
</tr>
<tr>
<td>Add._1</td>
<td>--</td>
<td>z[7]</td>
<td>C_04+C_5=C_05</td>
</tr>
<tr>
<td>Add._2</td>
<td>--</td>
<td>--</td>
<td>C_05+C_6=C_06</td>
</tr>
<tr>
<td>Add._3</td>
<td>--</td>
<td>--</td>
<td>C_06+C_7=C_07</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>x[0], x[1], x[2], x[3], x[4], x[5], x[6], x[7]</td>
</tr>
</tbody>
</table>

Fig. 10 Data flow of the proposed fast IDCT processor with pipelined linear-array architecture
Fig. 11 System block diagram of the proposed DCT/IDCT architecture

Fig. 12 Block diagram of the architecture development and verification platform for the proposed DCT/IDCT processor.
Fig. 13 The architecture development and verification board.