

Improved Design of Three-Level NPC Inverters in Comparison to Two-Level Inverters

HENGAMEH KOJOOYAN JAFARI

Islamic Azad University Islamshahr branch
IRAN, Tehran, Islamshahr, Namaz Square, Islamic Azad University Islamshahr branch

IRAN, Tehran, Ave. shariati, Electricity department of Khajenasireddin
IRAN

h_kojooyan@hotmail.com, www.iiu.ac.ir, www.iiu.ac.ir
radan@kntu.ac.ir, www.kntu.ac.ir

AHMAD RADAN

University of Khajenasireddin

Abstract : -As voltage source 3-level NPC inverters are suitable for AC drives in average voltage and FACT applications in distribution systems, this report introduces optimized design of 3-level NPC inverter by decreasing inverter losses and costs. At first optimization parameters and application functions of losses are introduced[1], then by using MATLAB6.5 program and IGBT, diodes, switching frequency and load current typical input parameters [1] are considered then by SPWM switching algorithm in program, optimized $R_{G_{on}}$, $R_{G_{off}}$ and gate voltage for 3-level NPC inverters are calculated for minimizing switching and conduction losses of inverter among all amounts of calculated $R_{G_{on}}$, $R_{G_{off}}$ and gate voltage in comparison to optimized design of 2-level inverters[1]. Then results of NPC optimization are applied for simulation of improved NPC, using SVM switching algorithm as the best method of switching and results are presented.

Key words: -Design, IGBT inverter, NPC, SPWM, SVM, loss model, optimization

1 Introduction

Inverters change DC voltage to AC voltage and using them in power systems, improves power system stability, power quality, transmission power quality, decreasing load of network, reactive power control, decreasing oscillations of network in SVC lights and harmonic filtering. Also inverter is used as supply of AC drives.

It's beneficial in many power electronic applications to increase the switching frequency in order to minimize the size of passive devices but it declines the switching and total efficiency; however inverter switching losses are functions of current and voltage slopes during switch on and off of IGBTs and diodes and $(di/dt, dv/dt)$ are functions of $R_{G_{ON}}$ and $R_{G_{OFF}}$ in gate circuit that can be optimized.

In many design methods gate voltage is considered constant but it can be selected in a range and it can be used as another design parameter. Therefore optimization design of a 3-

phase NPC inverter can present parameters of $R_{G_{ON}}$ and $R_{G_{OFF}}$ and gate voltage for a constant load current and switching frequency.

An optimized design for decreasing switching and conduction losses of 2-level inverters has been already performed by SABER simulator in [1].

In this report finding optimized parameters is performed by MATLAB among all calculated amounts of $R_{G_{ON}}$ and $R_{G_{OFF}}$ and gate voltage by using step size 1 between them and supposing load current as a defined input parameter for a 3-level NPC inverter that has a discrete modulation function or duty cycle function [2] as a new idea. Then the comparison is presented in tables for 2-level and 3-level inverters.

In this report by using parameters of a typical IGBT, diodes, switching frequency and domain of load current as inputs and SPWM method as switching method, $R_{G_{ON}}$ and $R_{G_{OFF}}$ and gate voltage parameters for 3-level NPC inverters are

presented so that inverter switching and conduction losses are minimized and complete model of 3-level NPC inverter without snubber circuit which includes modulation function, switching losses, and conduction losses is improved and used for calculating optimized snubber parameters. Then results are applied for simulation of 3-level NPC inverter, using SVM switching as the best switching method for fast switching and high efficiency but SVM is not subject of this report[7].

2 On and off times of IGBT and Diodes

One of the most important parts of loss calculation is determining on and off time of IGBTs and diodes that are directly related to switching frequency and modulation function used for inverter (SPWM). Benefit of sine modulation method is that has not third and lower harmonics but switching frequency in this method is increased [1].

Modulation functions of 3-level NPC and 2-level inverters are defined as equations (1) [2] and (2) [1].

$$\begin{aligned} \delta_{a1} &= m \cos(\omega t) & \omega t \in \left[0, \frac{\pi}{2}\right], \left[\frac{3\pi}{2}, 2\pi\right] \\ \delta_{a1} &= 0 & \omega t \in \left[\frac{\pi}{2}, \frac{3\pi}{2}\right] \\ \delta_{a2} &= 1 + m \cos(\omega t) & \omega t \in \left[\frac{\pi}{2}, \frac{3\pi}{2}\right] \\ \delta_{a2} &= 1 & \omega t \in \left[0, \frac{\pi}{2}\right], \left[\frac{3\pi}{2}, 2\pi\right] \end{aligned} \quad (1)$$

a1, a2 are indices related to a half leg.

$$\delta = \frac{1}{2} + \frac{1}{\sqrt{3}} m \left(\sin(\alpha) + \frac{1}{6} \sin(3\alpha) \right) \quad (2)$$

Where

m =modulation index

ω = angular frequency of fundamental

3 Switching Losses in an Inverter

The most important part in optimized design of an inverter is inverter losses modeling. Power losses in inverter are divided to 1- conduction losses 2- switching losses that are discussed below.

4 Conduction Losses

Conduction loss (p_{con}) in IGBT or diode is in equation (3) [1].

$$P_{con,x} = \frac{1}{T} \int_0^T V_{on}(t) * i_L(t) dt \quad (3)$$

$V_{on}(t)$ is voltage drop on IGBT and can be modeled by a dynamic resistance r_o with constant voltage drop[1].

$$V_{on}(t) = V_0 + r_o * i_L(t)^{B_{con}} \quad (4)$$

Dynamic resistance r_o for transistor is function of gate voltage source (V_G^+). Bias voltage V_0 is nearly constant. Resistance $r_{o,T}$ is defined as (5) [1].

$$r_{o,T}(V_G^+) = \frac{1}{1 + \alpha(V_G^+ - V_{G0})} * R_{OT} \quad (5)$$

r_o for diode is constant.

Then equation (3) for transistor and diode is:

$$P_{conT} = \frac{1}{T} \int_0^T \left[V_{0,T} + \frac{R_{OT}}{1 + \alpha(V_G^+ - V_{G0})} * i_L(t)^{B_{conT}} \right] * i_L(t) \cdot dt \quad (6)$$

$$P_{con,D} = \frac{1}{T} \int_0^T \left[V_{0,D} + r_{o,D} * i_L(t)^{B_{con,D}} \right] * i_L(t) \cdot dt \quad (7)$$

5 Switching Losses in an Inverter

The total switching losses $E_{sw,total}$ for an inverter are given by (8) [1]:

$$E_{sw,total} = E_{T,sw(on)} + E_{T,sw(off)} + E_{D,sw(off)} \quad (8)$$

$E_{T,SW(on)}$ = turn-on switching losses
 $E_{T,SW(off)}$ = turn-off switching losses
 $E_{D,SW(off)}$ = turn-off diode losses

6 Turn-on IGBT Switching Losses

The turn-on losses can be expressed as (9) [1]:

$$E_{T,sw(on)} = \frac{1}{2} \cdot (V_{dc} - 2 \cdot L_{st} \cdot \left(\frac{di}{dt}\right)_{on}) \cdot \frac{I_p^2}{\left(\frac{di}{dt}\right)_{on}} - \frac{1}{2} \cdot I_L \cdot \frac{V_{dc}^2}{\left(\frac{dv}{dt}\right)_{on}} \quad (9)$$

L_{st} = stray-inductances in the inverter
 I_L = Load current
 I_p = allowed peak current

$\left(\frac{di}{dt}\right)_{on}$ = current gradient during turn on

$\left(\frac{dv}{dt}\right)_{on}$ = voltage gradient during turn on

The relationship between the turn-on gate resistor R_{Gon} and $\left(\frac{di}{dt}\right)_{on}$ is (10) [1]:

$$\left(\frac{di}{dt}\right)_{on} = g_m \cdot \frac{V_G^+ - \frac{1}{2} \cdot \frac{I_p}{g_m} - V_{GE(th)}}{C_{ies1} \cdot R_{Gon}} \quad (10)$$

R_{Gon} = turn-on gate-resistor
 g_m = transconductance of IGBT
 C_{ies1} = the input capacitance at high V_{CE} -value
 $V_{GE(th)}$ = threshold voltage of IGBT
 V_{G+} = the positive gate-drive supply

$$\left(\frac{dv}{dt}\right)_{on} = - \frac{V_G^+ - V_{GE(th)} - \frac{I_L}{g_m}}{C_{GC1} \cdot R_{Gon}} \quad (11)$$

C_{GC1} = the gate-collector capacitor at high V_{CE} -value [1]

7 Turn-off IGBT Switching Losses

The turn-off losses in the IGBT can be expressed as (12) [1]:

$$E_{T,sw(off)} = \frac{1}{2} \cdot \frac{V_{dc}^2}{\left(\frac{dv}{dt}\right)_{off}} \cdot I_L - \frac{1}{2} \cdot (V_{dc} - 2 \cdot L_{st} \cdot \left(\frac{di}{dt}\right)_{off}) \cdot \frac{I_L^2}{\left(\frac{di}{dt}\right)_{off}} + \frac{1}{2} \cdot k_t \cdot V_{dc} \cdot I_L \cdot t_{i,tail} \quad (12)$$

$\left(\frac{dv}{dt}\right)_{off}$ = voltage gradient during turn-off

$\left(\frac{di}{dt}\right)_{off}$ = current gradient during turn-off

K_t = tail current factor in IGBT

$t_{i,tail}$ = duration of tail current for IGBT

and current gradient during turn-off is as (13) [1]:

$$\left(\frac{di}{dt}\right)_{off} = - \frac{V_p - V_{DC}}{2 \cdot L_{st}} \quad (13)$$

V_p = allowable peak voltage during turn-off

The turn-off gate resistor R_{Goff} is calculated by (14) [1]:

$$R_{Goff} = g_m \cdot \frac{V_{G-} - V_{GE(th)} - \frac{1}{2} \cdot \frac{I_L}{g_m}}{C_{ies1} \cdot \left(\frac{di}{dt}\right)_{off}} \quad (14)$$

R_{Goff} = turn-off gate resistor

V_{G-} = the negative supply for the gate-drive

The voltage gradient $\left(\frac{dv}{dt}\right)_{off}$ can be calculated by (15) [1]:

$$\left(\frac{dv}{dt}\right)_{off} = \frac{V_{GE(th)} + \frac{I_L}{g_m} - V_{G-}}{C_{GC1} \cdot R_{Goff}} \quad (15)$$

8 Turn-off Diode Switching Losses

During turn-on of the IGBT, the free-wheeling diode also has turn-off losses, and they can be calculated as (16) [1]:

$$E_{D,SW(off)} = \frac{1}{2} \cdot \left[V_{DC} + 2 \cdot L_{st} \cdot \left(\frac{di}{dt}\right)_{diode} \right] \cdot \frac{I_{RM}^2}{\left(\frac{di}{dt}\right)_{diode}} \quad (16)$$

$\left(\frac{di}{dt}\right)_{diode}$ = current gradient during turn-off controlled by the diode
 I_{RM} = reverse recovery peak current and is calculated as (17) [1]:

$$I_{RM} = \left(\frac{di}{dt}\right)_{on} (\tau - \tau_{rr}) \left[1 - e^{-\frac{T_1}{\tau}} \right] \quad (17)$$

τ_{rr} = reverse recovery time constant
 τ = charge carrier life time
 T_1 = time to turn-off the diode and is calculated as (18) [1]:

$$T_1 = \frac{I_L + I_{RM}}{\left(\frac{di}{dt}\right)_{on}} \quad (18)$$

9 Switching Losses Calculation

In ac machines as loads, the current will be lagging the modulated voltage. This will also make influence on the calculation ratio between the diode and IGBT transistor [1].

The conduction losses are as (19) [1]:

$$P_{con,x} = \frac{1}{T_f} \int_0^{T_f} V_{on}(t) \cdot i_L(t) dt \quad (19)$$

x=T for transistor and D for diode

$$T_f = \frac{1}{f_s}$$

f_s = fundamental frequency

$V_{on}(t)$ = on-state voltage drop

That (19) can be rewritten approximately as (20) [1]:

$$P_{con,x} = \frac{1}{T_f} \int_0^{T_f} (V_{0,x} + r_{0,x}(t) \cdot i_L(t)^{B_{con,x}}) \cdot i_L(t) dt \quad (20)$$

Where

$V_{0,x}$ = bias voltage for device x

$B_{con,x}$ = curve fitted constant for device x

$r_{0,x}$ = dynamic resistance for device x that for diode is constant and can be calculated as (21) for transistor [1]:

$$r_{0,T}(V_{G+}) = \frac{1}{1 + \alpha(V_{G+} - V_{G0})} \times R_{0T} \quad (21)$$

Where

V_{G0} = minimum gate voltage from which (21) is valid (>3V)

R_{0T} = base resistor at minimum gate voltage

α = degrading coefficient of R_{0T}

The total loss for 2-level inverter can be expressed six times the losses in one leg as (22) [1]:

$$P_{totinv} = 6 \times f_{sw} \sum_{t=n.T_{sw}}^{n.T_{sw} + \frac{f_{sw}}{2f_s}.T_{sw} - T_{sw}} \left(\begin{aligned} &E_{T,sw}(on).i_L(t) + E_{T,sw}(off).i_L(t) \\ &+ E_{D,sw}(off).i_L(t) + P_{conT}(\delta_n T_{sw}) \\ &+ P_{conD}(T_{sw} - \delta_n T_{sw}) \end{aligned} \right) \quad (22)$$

$$P_{totinv} = 12 \times f_{sw} \sum_{t=n.T_{sw}}^{n.T_{sw} + \frac{f_{sw}}{2f_s}.T_{sw} - T_{sw}} \left(\begin{aligned} &E_{T,sw}(on).i_L(t) + E_{T,sw}(off).i_L(t) \\ &+ E_{D,sw}(off).i_L(t) + P_{conT}(\delta_{a1} T_{sw}) \\ &+ P_{conD}(T_{sw} - \delta_{a2} T_{sw}) + P_{conT}(\delta_{a2} T_{sw}) \\ &+ 2 \times P_{conD}(T_{sw} - \delta_{a1} T_{sw}) + \\ &P_{conD}(\delta_{a2} T_{sw}) \end{aligned} \right) \quad (23)$$

Where

$$P_{conT}(\delta_n T_{sw}) = \int_{\alpha_n - \frac{\delta_n}{2f_{sw}}}^{\alpha_n + \frac{\delta_n}{2f_{sw}}} \left(V_{0,T} + r_{0,T} \times i_L(t)^{B_{conT}} \right) i_L(t) dt$$

$$P_{conD}(T_{sw} - \delta_n T_{sw}) = \int_{\alpha_n - \frac{\delta_n}{2f_{sw}}}^{\alpha_{n+1} + \frac{\delta_{n+1}}{2f_{sw}}} \left(V_{0,T} + r_{0,T} \times i_L(t)^{B_{conD}} \right) i_L(t) dt$$

and

- δ_n = duty cycle or conduction time at pulse n
- α_n = time to the center of pulse n
- n = number of pulse corresponding to the phase angle Φ
- f_{sw} = switching frequency
- $\frac{f_{sw}}{f_s}$ = number of switching in a fundamental

The total loss for 3-level NPC inverter can be presented twelve times the losses in half leg including two transistors a1, a2 and two diodes a1, a2 and one clamping diode as (23):

10 Switching Losses Calculation Algorithm

In this paper load current peak is assumed constant (29A) when circuit is in ordinary situation. At first, total switching loss is calculated for different RG_{on} and VG^+ parameters then a point with minimum switching loss is available between them. At last by using RG_{on} and VG^+ of this point, RG_{off} is calculated by MATLAB program.

Switching Loss Calculation Algorithm is according to fig.1.

In this algorithm by using continuous modulation function for 2-level inverter and discrete modulation function for 3-level, inverter Switching Losses Calculation is performed.

Input parameters are according to table-1 [1] and results of gate circuit optimized parameters calculation are in table-2 for 2-level and table-3 for 3-level NPC inverter and fig.s2 -7.




Table 1- Parameters for optimized design of three-phase inverter [1]

Circuit	Device	Designer
$L_{st}=120nH$ $V_{DC}=600V$	$g_m=22$ $C_{GC1}=75pF$ $\tau=325ns$ $\tau_{tr}=51ns$ $V_{GE(th)}=5.5V$ $C_{ies1}=7.8nF$ $\left(\frac{di}{dt}\right)_{diode} = 200 A / \mu s$	$I_p=70A$ $V_p=800V$ $V_{G+}=18V$ $V_{G-}=-7V$ $I_{L,max}=50A$ $f_{sw}=5kHz$ $f_s=50Hz$ $\Phi=38^\circ$ $m=1$
	$K_t=.25$ $t_{i,tail}=300ns$ $V_{0,D}=.82V$ $V_{0,T}=1.54V$ $r_{0,D}=.084\Omega$ $B_{con,T}=1$ $B_{con,D}=.66$ $\alpha=.137V^{-1}$ $V_{G0}=8$ $R_{0T}=36.4m\Omega$ $R_{thD}=1K/W$ $R_{thT}=.31K/W$	$V_{G,min}=8V$ $V_{G,max}=20V$

Fig.1-Algorithm of calculating optimized parameters

Table 2- optimized parameters for 2-level inverter

Limit	P_{totmin}	V_{G+}	$R_{G\text{on min}}$	$R_{G\text{off}}$
$R_g=1:10:40$ $V_{g+}=18:1:20$	209.79 50	18	31	42.29 21
$R_g=1:5:40$ $V_{g+}=18:1:20$	206.65 30	19	36	45.67 67
$R_g=1:1:40$ $V_{g+}=18:1:20$	204.45 87	20	40	49.06 13
$R_g=1:1:40$ $V_{g+}=8:1:20$	204.45 87	20	40	49.06 13
$R_g=1:1:100$ $V_{g+}=8:1:20$	200.17 58	20	61	49.06 13

Table 3-optimized parameters for 3-level NPC inverter

Limit	P_{totmin}	V_{G+}	$R_{G\text{on min}}$	$R_{G\text{off}}$
$R_{G\text{on}}=1:10:40$ $V_{G+}=18:1:20$	559.8 781	18	31	42.29 21
$R_{G\text{on}}=1:5:40$ $V_{G+}=18:1:20$	553.8 348	18	36	42.29 21
$R_{G\text{on}}=1:1:40$ $V_{G+}=18:1:20$	550.6 067	19	40	45.67 67
$R_{G\text{on}}=1:1:40$ $V_{G+}=8:1:20$	550.6 067	19	40	45.67 67
$R_{G\text{on}}=1:1:100$ $V_{G+}=8:1:20$	542.3 623	20	61	49.06 13




Fig. 2-Depict of minimum total loss parameters when $1 < R_{gon} < 100$ and $8 < V_{G+} < 20$ are varied for 2-level inverter.




Fig. 4-Depict of total loss parameters when $1 < R_{gon} < 40$ and $8 < V_{G+} < 20$ are varied for 2-level inverter.




Fig. 3-Depict of total loss parameters when $1 < R_{gon} < 100$ and $8 < V_{G+} < 20$ are varied for 2-level inverter.




Fig. 5-Depict of minimum total loss parameters when $1 < R_{gon} < 100$ and $8 < V_{G+} < 20$ are varied for 3-level NPC inverter.




Fig. 6-Depict of total loss parameters when $1 < R_{gon} < 100$ and $8 < V_{G+} < 20$ are varied for 3-level NPC inverter.




Fig. 7-Depict of total loss parameters when $1 < R_{gon} < 40$ and $8 < V_{G+} < 20$ are varied for 3-level NPC inverter.

By using optimized parameters in table 3 snubber parameters are calculated by:

$$C_s = I_L / (dV/dt) \tag{18}$$

$$L_s = V_s / (di/dt) \tag{19}$$

$$R_s = \sqrt{\frac{L_s}{C_s}} \tag{20}$$

The results are:

$$C_s = 9.159n; L_s = 1.0052\mu; R_s = 7.24$$

That are applied for 3-level inverter simulation with SVM switching method in SIMULINK and percent of inverter losses over input power is according to table 4.

Table 4- optimized parameters for 3-level inverter for $V_i = 600v$

Simulation	V_i	$\frac{P_{loss_{inv}}}{P_i} \%$
optimized	600	0.26
ordinary	600	1.87

10 Results

The most important limitations for increasing of inverter switching frequency, are switching losses, problem of cooling and efficiency decreasing. If parameters of gate circuit are optimized, efficiency in high switching frequency is suitably increased. In this report by calculating total loss power of 3 level NPC for different parameters of gate and selecting optimized parameters for minimum inverter losses, maximum efficiency in a particular load current is achieved.

As a future work, this program can be performed for no sinusoidal loads. Also it is suggested to compare the results when other switching methods are applied.

References

- 1- F.Blaabjerg & J.K.Pedersen, Optimized Design of a Complete Three-phase PWM-VS Inverter, IEEE Transaction on Power Electronics, vol. 12, no. 3, May 1997.
- 2- G.Tomta & R.Nilsen, Analytical Equations for Three Level NPC Converters, EPE 2001, Graz, Norway.
- 3- F.Blaabjerg & J.K.Pedersen, An Optimum Drive and Clamp Circuit Design with Controlled Switching for a Snubberless PWM-VSI-IGBT Inverterleg, PESC '92, 1992, pp. 289-297.
- 4- H.J.Eckel & L.Sack, Optimization of Turn-off Performance of IGBT at Overcurrent and Short-circuit Current, EPE '93, vol. 4, 1993, pp. 317-322.
- 5- P.O.Lauritzen & C.L.Ma, A Simple Diode Model With Reverse Recovery, IEEE Trans. on PE, vol. 6, no. 2, 1991, pp. 188-191.
- 6- F.Blaabjerg & U.Jeager, Power Losses in PWM-VSI Inverter Using npt or pt IGBT Devices, IEEE Transaction on Power Electronics, vol. 10, no. 3, May 1995.
- 7- A. Bellini, S. Bifaretti, a New Strategy for Space Vector Modulated NPC Inverters, WSEAS transaction on signal and circuit, vol. 4 no. 7, July 2005.
- 8- Armando Bellini, Stefano Bifaretti, Modulation Techniques for Three-Phase Four-Leg Inverters, 6th WSEAS International conference on power system, september22-24 2006.