A ZVS PWM Three-Phase Inverter with Active Clamping Technique Using Only a Single Auxiliary Switch

DENIZAR CRUZ MARTINS, MARCELLO MEZAROBÁ, and IVO BARBI

Department of Electrical Engineering - Power Electronics Institute

Federal University of Santa Catarina

P.O. Box 5119, CEP 88040-970, Florianópolis, SC

BRAZIL

Abstract: - This paper presents the analysis of a ZVS PWM Three-Phase Inverter with active voltage clamping technique using the reverse recovery energy of the diodes to improve the converter efficiency. The structure is particularly simple and robust. It is very attractive for Three Phase high power applications. Conduction and commutation losses are reduced due to implementation of a simple active snubber circuit that provides ZVS conditions for all switches, including the auxiliary one. Its main features are: Simple control strategy, robustness, lower weight and volume, lower harmonic distortion of the output current, and high efficiency. The operation principle for steady-state conditions, mathematical analysis and experimental results from a laboratory prototype are presented.

Key-Words: - Three-Phase Inverter, ZVS commutation, Active Clamping Technique.

1 Introduction

With the appearance of the Bipolar Transistors in the 50s and posteriori the Mosfets in the 80s, PWM modulation techniques could be used together with the increase of the commutation frequency, with the aim to reduce the harmonic distortion in the output of the inverters. These measures give some benefits like the reduction of the volume and weight of the filters and magnetic elements; nevertheless they cause some difficulties due to the high commutation losses in the switches, which reduce the converter efficiency, and the electromagnetic interference appearing. This event occurs mainly in inverter topologies that use the bridge configuration; where the main switch conduction provoke the reverse recovery phenomenon of the anti-parallel diode of the complementary switch. A great number of works have been developed by power electronics scientific community, with the aim to diminish these problems. They can be divided in two groups: passive techniques [6, 7, 8, 9] and active techniques [1, 2, 3, 10, 11].

In the active techniques area, some researches were made recently using the reverse-recovery energy from the diodes to obtain soft commutation in the switches of

the pre-regulated rectifiers with high power factor [4, 5].

In this paper a ZVS PWM Three-Phase Inverter with voltage clamping across the switches, using only a single auxiliary switch, is presented. The proposed structure uses the diode reverse recovery energy technique to obtain soft commutation in all switches.

This topology presents some advantages in comparison with the conventional soft commutation inverters studied in the literature, which we can point out:

- Soft commutation in all load range;
- Simple topology with a low number of components;
- Use a classical PWM modulation;
- Auxiliary switch works with constant duty cycle in all operation stages;
- Use of slow and low cost rectifiers diodes;
- Low clamping voltage across the capacitor;
- Low current stress through the main switches;
- Simple design procedure with low restrictions;
- High efficiency.

2 Proposed Circuit

The proposed circuit is shown in Fig. 1. It presents a Three-Phase inverter configuration, where **Q1**, **Q2**, **Q3**, **Q4**, **Q5** and **Q6** are the main switches, and **Qa** is the auxiliary switch. **C1**, **C2**, **C3**, **C4**, **C5** and **C6** are the commutation capacitors.

One controlled switch **Qa**, with anti-parallel diode **Da**, one small inductor **Ls** and one clamping capacitor **Cs** form the snubber circuit. The capacitor **Cs** is responsible by the storage of the diode reverse recovery energy and by the clamping of switches voltage. The inductor **Ls** is responsible by the control of the di/dt during the diode reverse recovery time. The auxiliary switch works with constant duty cycle in all operation stage. One of the most advantages of this converter consists in the use of only one auxiliary switch, which provides the clamping of the voltage and the ZVS conditions for all switches, including the auxiliary switch in the snubber circuit.

Fig. 1. Proposed Circuit.

3 Operation Stages

The inverter has symmetrical operation stages, so, will be presented the analysis to only one combination of the load currents. To simplify the studies, the following assumptions are made: the operation of the circuit is steady state; the semiconductors are considered ideal (excluding the reverse recovery of the diodes); the voltage across the capacitor **Cs**, and the current in the output inductors are considered constant during the switching period. The main waveforms are shown in **Fig. 2** and **Fig. 3** shows the main operation stages.

First stage (t0-t1): At this stage, the current **Ia** flows through the circuit formed by inductor **Ls**, source **V1**

and diode **D5**. The current **Ib** flows through the diode **D4** and current **Ic** flows through the diode **D2**. At same time, the additional current **iLs** flows through **Qa**, **Ls** and **Cs**.

Second stage (t1-t2): This stage starts when the auxiliary switch **Qa** is blocked. The current **iLs** begins the charge of the capacitor **Ca** from **zero** to **E+Vcs**, and discharges **C1**, **C3** and **C6** from **E+Vcs** to **zero**.

Third stage (t2-t3): At this stage the voltage across **C1**, **C3** and **C6** reaches **zero**, and are clamping by the anti-parallel diodes **D1**, **D3** and **D6**. So, the switches **Q1**, **Q3** and **Q6** conduct with ZVS condition. At this moment, the bus voltage **E** is applied across the inductor **Ls** and the current **iLs** decrease linearly.

Fourth stage (t3-t4): It begins when the current **iLs** inverts its direction and flows through the switches **Q1**, **Q3** and **Q6**. The current **iLs** continues to decrease until inverting its direction of current of the diodes **D2**, **D4** and **D5**, starting its reverse recovery phase. The inductor **Ls** limits the $diLs/dt$.

Fifth stage (t4-t5): This stage starts when the diodes **D2**, **D4** and **D5** finish its reverse recovery phase. The current **iLs** begins the charge of the capacitors **C2**, **C4** and **C5** from **zero** to **E + Vcs** and the discharge of **Ca** from **E + Vcs** to **zero**.

Sixth stage (t5-t6): At this stage the voltage across the capacitor **Ca** reaches **zero**, and it is clamped by the diode **Da**. Thus, the auxiliary switch **Qa** conducts with zero-voltage switching. The current **iLs** increases, due the application of the voltage **Vcs** across the inductor **Ls**.

Seventh stage (t6-t7): This stage begins when the current **iCs** changes its direction and flows through the switch **Qa**. The current **iLs** continues to increase linearly.

Eighth stage (t7-t8): At this stage the switch **Q1** is blocked. The capacitor **C1** charges itself from **zero** to **E + Vcs** and the capacitor **C2** discharges itself from **E + Vcs** to **zero**.

Ninth stage (t8-t9): It begins when the voltage across the capacitor **C2** reaches **zero**, and it is clamped by the diode **D2**. The current **iLs** continues increasing.

Tenth stage (t9-t10): At this stage the switch **Q3** is blocked. The capacitor **C3** charges itself from **zero** to **E + Vcs** and the capacitor **C4** discharges itself from **E + Vcs** to **zero**.

Eleventh stage (t11-t12): It begins when the voltage across the capacitor **C4** reaches **zero**, and it is clamped by the diode **D4**. The current **iLs** continues increasing.

Twelfth stage (t12-t0): At this stage the switch **Q6** is blocked. The capacitor **C6** charges itself from **zero** to **E + Vcs** and the capacitor **C5** discharges itself from **E + Vcs** to **zero**. This stage finishes when the voltage across the capacitor **C5** reaches **zero**, and it is clamped by the diode **D5**, restarting the first operation stage.

4 Mathematical Analysis of the Soft-Switching Circuit

To guarantee ZVS conditions, it is necessary, in the second stage, that the stored energy in the inductor **Ls** be sufficient to discharge the capacitor **C1**, **C3** and **C6** and to charge **Ca**. Thus, by inspection of Fig. 3 (Interval t1-t2) the following condition can be formulated:

$$Ls I_f^2 \geq (Ca + C1 + C3 + C6)(V + Vg)^2 \quad (1)$$

where **If** is the maximum current in **Cs**, and **Vcs** is maintained constant during a switching period. Assuming **Vcs** << **E** we have:

$$I_f \min \geq E \sqrt{\frac{Ca + C1 + C3 + C6}{Ls}} \quad (2)$$

It is necessary to know the clamping voltage behavior for the design of the switches and capacitor **Cs**. In the steady state conditions the clamping capacitor average current must be zero. Thus:

$$iC_{s_{avi}} = \frac{1}{Ts} \left[\int_0^{t7} \left(\frac{Vcs}{Ls} \cdot t - 3Ir \right) dt + \int_{t7}^{t9} \left(\frac{Vcs}{Ls} \cdot t - 3Ir - Ic \right) dt + \int_{t9}^{t11} \left(\frac{Vcs}{Ls} \cdot t - 3Ir - Ic - Ib \right) dt + \int_{t11}^{t1} \left(\frac{Vcs}{Ls} \cdot t - 3Ir - Ic - Ib - Ia \right) dt \right] \quad (3)$$

where **Ts** is the switching period.

Solving the integral equation, and considering:

$$D1 = \frac{t7}{Ts}; \quad D3 = \frac{t9}{Ts}; \quad D6 = \frac{t11}{Ts}; \quad t1 \gg Ts; \quad iC_{s_{av}} = 0 \quad (4)$$

We have:

$$Vcs = \frac{2Ls}{Ts} [3 \cdot Ir + Ia(2 - D1 - D6) + Ib(D1 - D3)] \quad (5)$$

The output currents are given by:

$$Ia = \frac{E \cdot ma}{2 \cdot Zca} \cdot \text{sen} w t \quad (6)$$

$$Ib = \frac{E \cdot ma}{2 \cdot Zcb} \cdot \text{sen} \left(w t - \frac{2 \cdot p}{3} \right) \quad (7)$$

$$Ic = \frac{E \cdot ma}{2 \cdot Zcc} \cdot \text{sen} \left(w t - \frac{4 \cdot p}{3} \right) \quad (8)$$

The load impedances are given by:

$$Zca = \sqrt{Rca^2 + (w \cdot Lca)^2} \quad (9)$$

$$Zcb = \sqrt{Rcb^2 + (w \cdot Lcb)^2} \quad (10)$$

$$Zcc = \sqrt{Rcc^2 + (w \cdot Lcc)^2} \quad (11)$$

Rca, Rcb e Rcc – Load resistances;

Lca, Lcb e Lcc – Load inductances

where **ma** represents the modulation factor of amplitude.

The duty cycle **D** can also be defined as:

$$D = ma \cdot \text{sen} w t \quad (12)$$

From Eqs. 5 and 12 we obtain the expression of the **Vcs** voltage.

$$Vcs(t) = \frac{2 \cdot Ls}{Ts} \left[3 \cdot Ir + \frac{E \cdot ma}{Zca} \cdot \text{sen} w t - \frac{E \cdot ma^2}{2 \cdot Zca} \cdot \text{sen}^2 w t - \frac{E \cdot ma^2}{2 \cdot Zca} \cdot \text{sen} w t \cdot \text{sen} \left(w t - \frac{4 \cdot p}{3} \right) + \frac{E \cdot ma^2}{2 \cdot Zcb} \cdot \text{sen} w t \cdot \text{sen} \left(w t - \frac{2 \cdot p}{3} \right) - \frac{E \cdot ma^2}{2 \cdot Zcb} \cdot \text{sen}^2 \left(w t - \frac{2 \cdot p}{3} \right) \right] \quad (13)$$

where **Ir** is the peak reverse recovery current of the anti-parallel diode, which can be given by:

$$Ir = \sqrt{\frac{4}{3} \cdot Qrr \cdot \frac{E}{Ls}} \quad (14)$$

Qrr – Reverse Recovery Charge

From the analysis of the current behavior in the capacitor **Cs**, the expression of the current **If** can be obtained:

$$If(t) = \frac{Vcs}{Ls} \cdot Ts - 2 \cdot Ia - 3 \cdot Ir \quad (15)$$

Combining Eq. 13 with Eq. 15 and making some simplifications we obtain the expression that represents the evolution of the current **If**.

To guarantee ZVS condition in all load range the minimum value of the current **If** obtained from Eq. 16 must be bigger than the value obtained from Eq. 2.

$$If(t) = 2 \cdot Ir + \frac{E \cdot ma}{Zca} \cdot \text{sen} w t - \frac{E \cdot ma^2}{Zca} \cdot \text{sen}^2 w t - \frac{E \cdot ma^2}{Zca} \cdot \text{sen} w t \cdot \text{sen} \left(w t - \frac{4 \cdot p}{3} \right) + \frac{E \cdot ma^2}{2 \cdot Zcb} \cdot \text{sen} w t \cdot \text{sen} \left(w t - \frac{2 \cdot p}{3} \right) - \frac{E \cdot ma^2}{2 \cdot Zcb} \cdot \text{sen}^2 \left(w t - \frac{2 \cdot p}{3} \right) \quad (16)$$

5. Design Example

$$V_{out} = 127 \text{ V}$$

$$P_{out3\phi} = 12 \text{ kVA}$$

RMS Output Voltage
Output Power

5.1 Input Data

$$E = 400\text{V}$$

Fig. 2. Operation Stage.

$$f_s = 20\text{KHz}$$

$$f = 60\text{Hz}$$

$$L_{ca} = L_{cb} = L_{cc} = 575\mu\text{H}$$

$$R_{ca} = R_{cb} = R_{cc} = 4\Omega$$

Switching Frequency

Output Frequency

Load Inductance

Load Resistance

$$m_a = 0.9$$

Modulation Factor

5.2 Calculation of the Auxiliary Inductor

The auxiliary inductor is responsible for the di/dt limit during the turn off of the main diodes. The di/dt is directly related with the peak reverse recovery current I_r of the anti-parallel diodes. A “snappy” di/dt produces a large amplitude voltage transient and contributes significantly to Electro-magnetic interference.

In the design procedure it is chosen a di/dt that is usually find in the diode data book. This is a simple way to obtain the diodes fundamental parameter for the design of the inverter. In such case the di/dt chosen for this example was 40A/us. Knowing that the current ramp rate is determined by the external circuit, thus:

$$L_s = \frac{E}{\frac{di}{dt}} = \frac{400V}{40 \frac{A}{\mu s}} = 10mH \quad (17)$$

Fig. 3. Main waveforms.

5.3 Load Impedance

The load impedance is obtained from Eq. 18.

$$Z_{out} = \sqrt{4\Omega^2 + (2 \cdot p \cdot 60Hz \cdot 575mH)^2} \cong 4\Omega \quad (18)$$

5.4 Diode Choose

For the performance of the inverter it is important

to choose a slow diode. So, we opt to use the diode SEMIKRON **SKKD 81/12**, which has the following characteristics:

$V_{rm} = 1.200V$ Maximum Reverse Voltage
 $I_{fav} = 80A$ Diode Average Current
 $Q_{rr} = 120\mu C$ Reverse Recovery Charge

5.5 Switching Period

$$T_s = \frac{1}{f_s} = \frac{1}{20KHz} = 50ns \quad (19)$$

5.6 Reverse Recovery Current

The reverse recovery current is given by the Eq. 20.

$$I_r = \sqrt{\frac{4}{3} \cdot 120nC \cdot \frac{400V}{10mH}} = 80A \quad (20)$$

5.7 Capacitor Clamping Voltage Behavior

Using a Eq. 13 the curves described in Fig. 4 are obtained.

For $ma=0,9$, the maximum clamping voltage is **108V**. We can observe that the voltage increment across the switches is too low.

Fig 4. Capacitor Clamping Voltage Behavior.

5.8 Current I_f Behavior

The current I_f behavior, obtained from Eq. 2 and Eq.16, can be seen in Fig. 5.

Fig. 5. Current I_f Behavior.

It is observed that the current I_f has a minimum point that is located in $\pi/2$, and the intensity of the current diminishes with the increase of the load. To guarantee ZVS condition in all range load, the minimum value of the current I_f , obtained from Eq. 16, must be bigger than the value of the traced straight line from Eq. 2.

6 Experimental Results

An inverter prototype rated 12kVA operating with PWM commutation was built to evaluate the proposed circuit. The main specifications and components are given below:

6.1 Prototype Specifications

$P_{out3\phi} = 12 \text{ kVA}$	(Output Power)
$E = 400V$	(Input Voltage)
$V_{out} = 127V$	(Rms Output Voltage)
$f = 60Hz$	(Output Frequency)
$f_s = 20 \text{ kHz}$	(Switching Frequency)
Switches	(IGBT GA250TS60U)
Diodes	(SKKD81/12)
Intrinsic Capacitance	1.5nF
L_s	(10uH each; Ferrite Core EE55/39; N=20 turns, 57 wires #22AWG)
C_s	(4 x 1000uF/350V; Electrolytic Capacitor)

6.2 Experimental Waveforms

In the figures presented in this paragraph we can observe the experimental waveforms obtained from the laboratory prototype. Figs. 6, 7 and 8 show the voltage

and current in the switches. In Fig. 9 it can be observed the current in the commutation auxiliary inductor for a switching period. The voltage across the clamping capacitor C_s is shown in Fig. 10. We can note a very low voltage across C_s . The output voltage and current are presented in Fig. 11. The efficiency of the converter at full load was about 96.5%.

7 Conclusion

A ZVS PWM Three-Phase Inverter with voltage clamping using a single auxiliary switch has been developed. The operation stages for steady-state condition, mathematical analysis, main waveforms and experimental results were presented. The experimental results show a low voltage in the clamping capacitor. Conduction and switching losses are reduced due to the implementation of the simple active snubber circuit, which provides ZVS conditions for all the switches, including the auxiliary one. The reduced number of components and the simplicity of the structure increase its efficiency and reliability, and make it suitable for practical applications. The proposed circuit presents soft commutation for all load range, confirming the theoretical studies.

References

- [1] G. Bingen, High Current and Voltage Transistor Utilization, *Proceedings of First European Conference on Power Electronics and Applications*, 1985, pp. 1.15-1.20.
- [2] W. McMurray, Resonant Snubbers with Auxiliary Switches, *Conference Records of IEEE IAS Annual Meeting*, 1990, pp.829-834.
- [3] R. W. De Doncker & J. P. Lyons, The Auxiliary Resonant Commuted Pole Converter, *Conference Records of IEEE IAS Annual Meeting*, 1990, pp. 1228-1235.
- [4] J. A. Bassett, New Zero Voltage Switching, High Frequency Boost Converter Topology for Power Factor Correction, *INTELELEC'95*, 1995, pp 813-820.
- [5] A. Pietkiewicz & D. Tollik, New High Power Single-Phase Power Factor Corrector with Soft-Switching, *INTELEC'96*, 1996, pp 114-119.

Fig 6. Voltage and current in Q1,
D1, and C1
100V/div, 20A/div, 2us/div

Fig 8. Voltage and current in Qa,
Da, and Ca
100V/div, 50A/div, 10us/div

Fig 10. Voltage in Cs
10V/div, 5ms/div

Fig 7. Voltage and current in Q3,
D3, and C3
100V/div, 20A/div, 2us/div

Fig 9. Current in Ls
50A/div, 10us/div

Fig 11. Output voltage and current
50V/div, 50A/div, 5ms/div

- [6] T. M. Underland, Switching Stress Reduction in Power Transistor Converters. *IEEE Industry Applications Society*, 1976, pp 383-391.
- [7] J. Holtz, S. F. Salama, and K. Werner, A Nondissipative Snubber Circuit for High-Power GTO-Inverters, *IEEE Industry Applications*, 1987, pp 613-618.
- [8] D. Tardiff & T.H. Barton, A Summary of Resonant Snubbers Circuits for Transistors and GTOS, *IEEE PESC*, 1989, pp. 1176-1180.
- [9] H.G. Langer, G. Fregien, and H.C. Skudelny, A Low Loss Turn-on Turn-off Snubber for GTO-Inverters, *IEEE PESC*, 1987, pp. 607-612.
- [10] A. Cheriti, A Rugged Soft Commutated PWM Inverter for AC Drivers, *IEEE PESC*, 1990, pp. 656-662.