# An Averaged Switch Model Including Conduction Losses for Boundary Conduction Mode Dc-to-Dc Converters 

CORINA MIRELA IVAN*, DAN LASCU** and VIOREL POPESCU***<br>*Department of Applied Electronics<br>„Politehnica" University of Timisoara, Faculty of Electronics and Telecommunications<br>Bd. V. Parvan nr. 2 Timisoara<br>ROMANIA<br>**Department of Applied Electronics<br>„Politehnica" University of Timisoara, Faculty of Electronics and Telecommunications<br>Bd. V. Parvan nr. 2 Timisoara<br>ROMANIA<br>***Department of Applied Electronics<br>„Politehnica" University of Timisoara, Faculty of Electronics and Telecommunications Bd. V. Parvan nr. 2 Timisoara<br>ROMANIA


#### Abstract

In this paper, following the averaged switch approach, an averaged model, including conduction losses for the switch network of the pulse width modulated (PWM) dc-to-dc converters operating at the boundary between continuous conduction mode (CCM) and discontinuous inductor current mode (DICM) is developed. The model is verified through PSpice and CASPOC simulation for the boost converter. The averaged model is general, and can be applied to different dc-to-dc converters, without deriving a different averaged switch network model for each converter configuration.


Keywords: Conduction losses, boundary conduction mode, dc-dc converters, averaged models, discontinuous inductor current mode, power electronics.

## 1 Introduction

Averaged switch models are powerful tools for studying the behaviour of PWM dc-dc converters.

In [1] an averaged model for CCM dc-dc converters, including switch conduction losses and an averaged model for lossless DICM dc-dc converters are described.

An averaged switch model for lossless dc-to-dc converters operating at the boundary between CCM and DICM is described in [2].

In this paper an averaged model for dc-to-dc converters operating at the boundary between CCM and DICM, including conduction losses is developed.

The real diode is modeled, using the classical approach, as an ideal diode in series with a constant voltage source $V_{D}$ and a linear resistor $R_{D}$. The transistor is modeled as an ideal switch in series with a resistor $R_{o n}$. The real inductor is modeled as an ideal inductor in series with a resistor $R_{L}$.

The averaged switch model for boundary conduction mode (BCM) dc-to-dc converters, including conduction losses is derived in Section 2. The PSpice and CASPOC implementation of the model is presented in Section 3. In Section 4 the model is verified through PSpice and CASPOC simulation. Some conclusions are presented in Section 5. The PSpice netlists of the averaged model and of the circuit used for simulation are presented in the Appendix.

## 2 Averaged Switch Model for BCM Dc-to-Dc Converters, Including Conduction Losses

The system under study consists of a boost converter, controlled such as the transistor is turned on when the diode current equals zero, and turned off when the peak transistor current reaches a
desired value [2]. The switching period in this operating mode is variable.

As it is known, for the capacitor voltage $v_{C}$ the negligible ripple assumption is still valid in BCM and therefore it can be admitted constant during one switching cycle, $T_{s}$.

Let us examine the BCM operation of the boost converter. In the first subinterval, while the transistor conducts, the inductor current increases from zero until it reaches the peak value equal to the control input, $i_{c}$, when the transistor is turned off and the diode starts to conduct. In the second subinterval the inductor current decreases form the peak value until it reaches zero, when the transistor is turned on again.

The terminal variables $i_{1}, i_{2}, v_{1}$ and $v_{2}$ of the switch network are defined in Fig. 1.


Fig. 1. The boost converter, with the switch network identified.

The equivalent circuits of the boost converter in the two topological states when BCM operated are shown in Fig. 2.


Fig. 2. The topological states of BCM boost converter.

Due to the non-ideal components, the inductor current waveform is not triangular, as in case the
components were ideal. In fact, the inductor current rises and falls exponentially, as shown in Fig. 3, and its peak value, $i_{c}$, is smaller compared to the lossless situation.


Fig. 3. The inductor current waveform.
The switch network voltage and current waveforms are presented in Fig. 4.


Fig. 4. The waveforms for the switch network variables.

During the transistor on-time $\left(0-t_{o n}\right)$ the switch network input current, $i_{1}$ is equal to the inductor current, $i_{L}$. The switch network variables are given by:

$$
\begin{gather*}
i_{1}(t)=i_{L}(t)=\frac{v_{g}}{R_{o n}+R_{L}}\left(1-e^{-\frac{R_{o n}+R_{L}}{L} t}\right)  \tag{1}\\
i_{2}(t)=0  \tag{2}\\
v_{1}(t)=R_{o n} i_{1}(t) \tag{3}
\end{gather*}
$$

$$
\begin{equation*}
v_{2}(t)=v_{o} \tag{4}
\end{equation*}
$$

When $t=t_{o n}$ the inductor current equals $i_{c}$ and, therefore, from Eqn. (1) the peak value of the inductor current, $i_{c}$, can be obtained as:

$$
\begin{equation*}
i_{c}=i_{L}\left(t_{o n}\right)=\frac{v_{g}}{R_{o n}+R_{L}}\left(1-e^{-\frac{R_{o n}+R_{L}}{L} t_{o n}}\right) \tag{5}
\end{equation*}
$$

From Eqn. (5) the transistor on-time, $t_{o n}$ can be obtained as:

$$
\begin{equation*}
t_{o n}=-\frac{L}{R_{o n}+R_{L}} \ln \left[1-\frac{i_{c}\left(R_{o n}+R_{L}\right)}{v_{g}}\right] \tag{6}
\end{equation*}
$$

The denominator in the logarithm, $v_{g}$, is the inductor voltage in the first subinterval. It can be shown that the same applies to the buck and buckboost converters.

During the second subinterval, $\left(t_{o n}-T_{s}\right)$ the switch network variables are given by:

$$
\begin{align*}
& i_{1}(t)= i_{L}(t)=\frac{v_{g}-v_{o}-V_{D}}{R_{D}+R_{L}}+  \tag{7}\\
&+\left(i_{c}-\frac{v_{g}-v_{o}-V_{D}}{R_{D}+R_{L}}\right) e^{-\frac{R_{D}+R_{L}}{L}\left(t-t_{o n}\right)} \\
& i_{2}(t)= i_{L}(t)=\frac{v_{g}-v_{o}-V_{D}}{R_{D}+R_{L}}+ \\
&+\left(i_{c}-\frac{v_{g}-v_{o}-V_{D}}{R_{D}+R_{L}}\right) e^{-\frac{R_{D}+R_{L}}{L}\left(t-t_{o n}\right)}  \tag{8}\\
& v_{1}(t)=v_{o}+V_{D}+R_{D} i_{2}(t)  \tag{9}\\
& v_{2}(t)=v_{o} \tag{10}
\end{align*}
$$

The transistor off-time can be determined from the condition $i_{L}=0$ at the end of the second subinterval:

$$
\begin{equation*}
t_{\text {off }}=\frac{L}{R_{D}+R_{L}} \ln \left[1-\frac{i_{c}\left(R_{D}+R_{L}\right)}{v_{g}-v_{o}-V_{D}}\right] \tag{11}
\end{equation*}
$$

The expression $v_{g}-v_{o}-V_{D}$ is the inductor voltage in the second subinterval, considering only $V_{D}$ and neglecting resistive losses. The same applies to the buck and buck-boost converters. With this observation, the expressions of $t_{o n}$ and $t_{\text {off }}$, obtained for the boost converter, can be generalized for buck and buck-boost converters operating in BCM:

- for the buck converter:

$$
\begin{equation*}
t_{\text {on }}=-\frac{L}{R_{o n}+R_{L}} \ln \left[1-\frac{i_{c}\left(R_{o n}+R_{L}\right)}{v_{g}-v_{o}}\right] \tag{12}
\end{equation*}
$$

$$
\begin{equation*}
t_{\text {off }}=\frac{L}{R_{D}+R_{L}} \ln \left[1-\frac{i_{c}\left(R_{D}+R_{L}\right)}{-v_{o}-V_{D}}\right] \tag{13}
\end{equation*}
$$

- for the buck-boost converter:

$$
\begin{align*}
t_{\text {on }} & =-\frac{L}{R_{\text {on }}+R_{L}} \ln \left[1-\frac{i_{c}\left(R_{o n}+R_{L}\right)}{v_{g}}\right]  \tag{14}\\
t_{\text {off }} & =\frac{L}{R_{D}+R_{L}} \ln \left[1-\frac{i_{c}\left(R_{D}+R_{L}\right)}{-v_{o}-V_{D}}\right] \tag{15}
\end{align*}
$$

The switching period can be computed as:

$$
\begin{equation*}
T_{s}=t_{o n}+t_{o f f} \tag{16}
\end{equation*}
$$

The derivation of the averaged model can be simplified, by making some approximations. Of course, the precision of the model is decreased. One approximation that can be made is to consider that the waveform of $i_{L}$ is linear, while using the exact values of $t_{o n}$ and $t_{\text {off }}$. Using this approximation, by averaging the waveforms in Fig. 4 over one switching cycle the averaged switch network variables are found as:

$$
\left\{\begin{array}{l}
<i_{1}(t)>=\frac{\left\langle i_{c}(t)\right\rangle}{2}  \tag{17}\\
<i_{2}(t)>=\frac{t_{\text {off }}}{T_{s}} \frac{<i_{c}(t)>}{2} \\
<v_{1}(t)>=<i_{1}(t)>\left(\frac{t_{\text {on }}}{T_{s}} R_{\text {on }}+\frac{t_{\text {off }}}{T_{s}} R_{D}\right)+ \\
\\
\quad+\frac{t_{\text {off }}}{T_{s}}\left(V_{D}+<v_{2}(t)>\right) \\
<v_{2}(t)>=
\end{array}\right.
$$

Based on the Eqns. (17), the averaged circuit model of the switch network can be constructed, as shown in Fig. 5:


Fig. 5. The large signal averaged switch model for BCM with conduction losses.

The averaged model is general, and can be applied to different converters, without deriving a different averaged switch network model for each converter configuration, which is a very useful feature for simulation. The only model parameter
that depends on the converter configuration is the ratio $t_{\text {on }} / T_{s}$.

## 3 Implementation of the BCM Averaged Switch Model Including Conduction Losses in Circuit Simulators

A PSpice subcircuit implementation of the model given by Eqns. (6), (11), and (17) is given in the Appendix.

The first subcircuit is used to compute $t_{\text {on }} / T_{s}$. The inputs of this subcircuit are: the control input $\mathrm{v}(\mathrm{ctr})$, and inductor voltages $\mathrm{v}(1)$ and $\mathrm{v}(2)$ for the two subintervals, considering zero voltages dropson loss resistors. The output of the subcircuit is $\mathrm{v}(5)$, which is used in the second subcircuit as $t_{o n} / T_{s}$. The second subcircuit has six nodes: the control input $\mathrm{v}(\mathrm{ctr})$, the node 5 which represents $t_{o n} / T_{s}$, the nodes 1 and 2 representing the input port of the switch network, and the nodes 3 and 4 representing the output port.

The averaged model can be also implemented in CASPOC. The library block is shown in Fig. 6.


Fig. 6. CASPOC library block implementing the BCM averaged switch model.

The terminals N 1 and N 2 are the input terminals of the switch network. N3 and N4 are the output terminals. CTR is the control input, VL1 and VL2 are the inductor voltages (neglecting the losses). RD, RL, RON and VD are the losses.

In Fig. 7 is shown one possible implementation for the library block. The EXPRESSION blocks are used to compute: the values of the two controlled sources, $\left\langle i_{2}\right\rangle$, and $\left\langle v_{1}\right\rangle$, the arguments of the logarithm in Eqns. (6) and (11), and the ratio $t_{o n} / T_{s}$. The LIM block limits the value of $t_{\text {on }} / T_{s}$ to (0.01, 0.99).


Fig. 7. One possible realization of the library block implementing the BCM averaged model.

To construct the averaged circuit model of a converter, the switch network has to be simply replaced by the library block.

## 4 Simulation Results

The investigated boost converter has the following circuit parameters: $\mathrm{V}_{\mathrm{g}}=20 \mathrm{~V}, \mathrm{~L}=250 \mu \mathrm{H}, \mathrm{C}=15 \mu \mathrm{~F}$, $\mathrm{R}=70 \Omega, \mathrm{i}_{\mathrm{c}}=1.68 \mathrm{~A}$.

In Fig. 8 the averaged circuit model used in CASPOC simulation is shown.


Fig. 8. The BCM averaged boost converter used in CASPOC simulation.

First, the averaged model, given by Eqn. (17) is applied to the converter to study the steady state performances compared to the switching circuit. The

PSpice simulated waveforms of the output voltage, considering conduction losses ( $\mathrm{R}_{\mathrm{on}}=0.2 \Omega, \mathrm{R}_{\mathrm{D}}=$ $\left.0.11 \Omega, \mathrm{R}_{\mathrm{L}}=0.1 \Omega, \mathrm{~V}_{\mathrm{D}}=0.8 \mathrm{~V}\right)$ are shown in Fig. 9.


Fig. 9. Steady state inductor current and output voltage waveforms obtained by PSpice simulation of the switching converter and by simulating using the proposed averaged circuit model.

Then the model is applied to the boost converter, considering large conduction losses ( $\mathrm{R}_{\mathrm{on}}=0.5 \Omega, \mathrm{R}_{\mathrm{D}}$ $\left.=0.61 \Omega, R_{L}=0.5 \Omega\right)$. The results for the output voltage $V_{o}$ and efficiency $\eta$, are compared to those obtained by simulating the switching circuit and compared also to the values obtained using the lossless model described in [2]. The results are presented in Table 1. The errors introduced by the averaged model are also determined. The same results were obtained using PSpice and CASPOC simulation.

Table 1. The output voltage and the efficiency for the boost converter.

|  |  | V。 | error | $\eta$ |
| :---: | :---: | :---: | :---: | :---: |
| Small losses | Switching circuit | 33.716 V | - | 96.5\% |
|  | Averaged model | 33.72 V | 0.01\% | 96.6\% |
|  | Lossless averaged model [2] | 33.67 V | 0.14\% | 100\% |
| Large losses | Switching circuit | 32.93 V | - | 91.8\% |
|  | Averaged model | 33.13 V | 0.6\% | 92.5\% |
|  | Lossless averaged model [2] | 33.67 V | 2.2\% | 100\% |

The results confirm the accuracy of the model.
The model can also be used in transient simulation. The output voltage and inductor current waveforms during start-up transient are shown in Fig. 10. For comparison, the waveforms obtained by CASPOC simulation of the switching circuit and by simulating the averaged circuit are shown. It can be observed that the low-frequency component of the waveforms obtained by simulating the averaged circuit matches very closely with the waveforms obtained by simulating the switching circuit.


Fig. 10. (a) Output voltage waveform and (b) inductor current waveform obtained by transient simulation of the switching converter and by simulation of the proposed averaged circuit model.

## 5 Conclusions

In this paper a PWM switch model including conduction losses, for Boundary Conduction Mode (BCM) dc-dc converters is developed.

The averaged model can be easily absorbed in a PSpice subcircuit or a CASPOC library. Because of its generality it can be used in many different converters, without deriving a different averaged switch network model for each converter configuration. This is a very useful feature for constructing averaged circuit models for simulation and in calculating efficiency and different averaged values. Compared to the switching circuits simulation, the averaged circuits simulation can be completed much faster.

The averaged model was verified on a boost converter for steady state analysis. The model was also verified in a transient simulation.

The simulation results confirmed the accuracy of the model.

## 6 Appendix

Netlist of the PSpice subcircuit implementation of the model given by Eqns. (6), (11), and (17):

```
.subckt BCMLOSS1 ctr 12 d
+params: RL=1 Ron=1 RD=1 VD=1
*
*generate d
*
Eduty d 0 table
+{1/(1-(Ron+RL)*log(1-v(ctr)*(RD+RL)/
+v(2))/(RD+RL)/log(1-v(ctr)*(Ron+RL)/
+v(1)))} (0.01 0.01) (0.99 0.99)
*
.ends
```

$* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *$
.subckt BCM2 1234 ctr 5
+params:Ron $=0 \mathrm{VD}=0 \mathrm{RD}=0$
Er 12 value $=\left\{\mathrm{v}(\mathrm{ctr}) / 2 *\left(\operatorname{Ron} * \mathrm{v}(5)+(1-\mathrm{v}(5))^{*}\right.\right.$
$+\mathrm{RD})+(1-\mathrm{v}(5)) *(\mathrm{v}(3,4)+\mathrm{VD})\}$
$\operatorname{Gd} 43$ value $=\left\{(1-\mathrm{v}(5))^{*} \mathrm{v}(\mathrm{ctr}) / 2\right\}$
.ends

Netlist of the PSpice circuit used for simulation:
BOOST bem with conduction losses
.param fs $=50 \mathrm{kHz}$
.param L=250uH
.param VD=0.8
.tran 1 u 1 m 0 m 1 u
.lib bem2.lib
.lib bemloss.lib
Vg 10 dc 20 V
L $12 x\{\mathrm{~L}\}$
RL $2 \times 20.5$
Xswitch 203065 bcm2
+PARAMS: Ron $=0.5 \mathrm{VD}=\{\mathrm{VD}\} \mathrm{RD}=0.61$
Rload 3070
C1 30 15uF
Xswitch1 6785 bcmloss1
+params: $\mathrm{RL}=0.5$ Ron $=0.5 \mathrm{RD}=0.61 \mathrm{VD}=\{\mathrm{VD}\}$
V1 601.68
E1 70 value $=\{\mathrm{v}(1)\}$
E2 80 value $=\{\mathrm{v}(1)-\mathrm{v}(3)-\mathrm{VD}\}$
.probe
.end

## References

[1] R. Erickson and D. Maksimović, Fundamentals of Power Electronics (2nd edition), Kluwer Academic Publishers, 2001.
[2] J. Chen, R. Erickson, D. Maksimović, Averaged Switch Modeling of Boundary Conduction Mode Dc-to-Dc Converters, Proc. IEEE Industrial Electronics Society Annual Conference (IECON 01), Vol. 2, 2001, pp. 844849.
[3] D. Maksimović and S. Ćuk, A unified analysis of PWM converters in discontinuous modes, IEEE Trans. Power Electron., Vol. 6, July 1991, pp. 476-490.
[4] C. I. G. Zhu, S. Luo, I. Batarseh, Modeling Of Conduction Losses in PWM Converters Operating in Discontinuous Conduction Mode, ISCAS 2000-IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, Vol. 3, May 2000, pp. 511-514.
[5] PSpice reference manual, version 8, Microsim Corp.
[6] CASPOC - Reference Manual, Simulation Research, 1999.

