Low Power Amplifier Design Using CMOS Active Inductor

MING-JEUI WU, PEI-JEN YEN, CHING-CHUAN CHOU, JENN-TZER YANG

Department of Electronics Engineering Ming Hsin University of Science and Technology 1. Hsin-Hsing Rd., Hsin-Fong, Hsin-Chu 304 Taiwan

Abstract: - In this paper, a CMOS low power amplifier based on a high-quality active inductor and implemented by using 0.25- μ m 1P5M CMOS standard technology is presented. The amplifier achieves power gain (S21) of 18dB within the -3dB cutoff frequency, bandwidth of 1.3GHz, and power consumption of 18mW under 2.5V power supply in 188 × 174 μ m² silicon area. The input third-order intercept point (IIP3) and the noise figure (NF) are -13dBm and 10dB, respectively.

Key-Words: - Amplifier, Bandwidth, S-parameter, Noise Figure, and Power Consumption.

1 Introduction

There are many applications using higher frequency circuits for the past two decades. These applications include TV cable modem, multi-band mobile communication, wireless communication systems, instrumentation, and optical communication. The traditional high frequency circuits were implemented using high speed GaAs MESFETs and MMIC technologies [1]-[4]. However, the producing costs of such devices are higher than that of the CMOS devices available today. Moreover, the coming advancement in state-of-the-art electronic systems and future system-on-chip solutions will comprise the digital, the analog and the high frequency circuits with a huge demand for low-cost, high-speed, and mixed-signal integrated systems. It is essential that high frequency circuits can be implemented in low-cost CMOS technology. Recently, there are considerable efforts working on the migration of the high frequency elementary circuit blocks from GaAs to CMOS process [5-8]. Unfortunately, such circuit migration has not been able to achieve directly. One major obstacle of the migration is that it is difficult to implement high frequency circuits in CMOS because of the deleterious substrate coupling effects. The highly doped substrate causes substantial losses especially when on-chip passive spiral inductors operate above GHz frequency during CMOS manufacturing process.

Most of the previous reports in CMOS high frequency circuits were implemented by using on-chip passive spiral inductors to achieve better matching, higher wide bandwidth, higher power gain, and lower power consumption [9-14]. However, the low quality-factors of an on-chip passive spiral inductor cause the degrading of the gain/bandwidth performance and larger power consumption. Furthermore, obtaining a high quality factor of spiral inductor often requires additional processing steps to compensate the quality factor and these additional processing steps also require extra cost [15-16]; moreover the inductance value is dependent on the size of the inductor [17]. The die area of an integrated passive inductor is usually larger than other components.

An alternative method called active inductor is to use the CMOS active devices as an inductor, where equivalent inductive impedance can be the implemented. The above difficulties can be overcome by using an active inductor. The active inductor is an alternative technique, which is implemented by using circuit configurations, called gyrator. The quality-factor and the inductance value obtained by this active technique are high enough to overcome the value exhibited by conventional spiral inductors. Depending on the chosen topology, the loss of an active inductor caused by the active devices can be greatly reduced and the area of an active inductor is totally independent of the desired inductance values [18-21]. Most of the active inductor circuits were applied in low noise amplifiers, band-pass filters, and voltage control oscillator and they produced impressive results [22-26]. Although, the active inductor approach has not been applied on the low power amplifiers with wider bandwidth and the smaller die area, it is possible that we can apply the characteristics of high-quality factor, amplifier configuration, and negative feedback topology of a high-quality active inductor on the amplifier design of lower power consumption, wider bandwidth, and smaller die area.

A simple grounded active inductor configuration popular inductor. is а verv where two transconductors are connected in back-to-back configuration [27]. However, the non-desirable characteristics of active devices among drain, source of MOSFET and DC bias circuits will limit the performance of the active inductor circuits such as the Q-value and the operating frequency [28]. These limitations degrade the performance of application circuits using active inductors. In this paper, a CMOS amplifier circuit based on a high-quality active inductor is presented in section 2. In section 3, the measuring characteristics of the implemented amplifier using 0.25-µm CMOS technology is introduced. Finally, the conclusion is summarized in section 4.

2 Circuit Design

The prototype of the inductor-less low power amplifier circuit based on the proposed high-quality active inductor is shown in Fig. 1. This circuit consists of three different stages, including common gate configuration, high-quality active inductive load and buffer stage. Transistors M_{S1} and M_{S2} comprise the input common gate amplifier stage. This common-gate configuration provides low input impedance, expressed in Eq. (1), and achieves a simple input matching, and higher linearity without source degeneration inductor. This common-gate approach also helps to increase the effective reverse isolation.

$$Z_{in} \approx \frac{1}{g_{ms2}} / / \frac{1}{g_{dss1}} / / \frac{1}{g_{dss2}} \approx \frac{1}{g_{ms2}}$$
(1)

A high-quality active inductor is constructed by transistors $M_1 \sim M_3$, M_P , resistance R_G , and capacitance C_N . The high-quality active inductor is employed to fulfill the load of the common-gate amplifier. High-quality active inductive load is applied mainly for three reasons. Firstly, the high quality-factor active inductive load consumes less die area than on-chip passive spiral inductor does; secondly, the amplifier can obtain higher power gain, and requires less dc bias current. Thus, the power consumption of the amplifier can be saved. Finally, the architecture of the active inductor has the topology of the negative feedback; hence it can improve the frequency response of the amplifier. Output buffer stage is designed as common-drain stage, which comprises transistors M_B and R_B . This common-drain configuration minimizes the loading effect and provides a simple output impedance matching. Therefore, the overall gain of the amplifier can be expressed as Eq. (2).



Fig. 1 Proposed amplifier circuit

$$A_{v,overall} \approx A_{v,C.G.} \times [(g_{dsp} + g_{mp} + g_{ds1}) + sC_{gs1} + \frac{g_{m1}g_{m2}g_{m3}}{(sC_{gs2} + g_{ds1}g_{ds3})} + \frac{g_{m1}g_{m2}g_{m3}}{(sC_{gs2} + g_{ds1}g_{ds3})} + \frac{g_{m1}g_{m2}g_{m3}g_{m3}}{g_{m3}g_{m3}g_{m3}} - \frac{g_{m2}g_{m3}g_{m3}g_{m3}}{g_{m3}g_{m3}g_{m3}} - \frac{g_{m2}g_{m3}g_{m3}g_{m3}g_{m3}}{g_{m3}g_{m3}g_{m3}g_{m3}g_{m3}} + \frac{g_{m2}g_{m3}g_{m3}g_{m3}g_{m3}}{g_{m3}g_$$

where $A_{\nu,C,G}$ and $G_{m,C,G}$ are the voltage gain and the transconductance of the common-gate amplifier, respectively. Z_{load, active_inductor} is the equivalent input impedance of the high-quality active inductor. $A_{v,buffer}$ is the gain of the buffer stage. In Eq. (2), the quality-factor improvement of the active inductive load will improve the performance of the amplifier such as die area, power consumption, and bandwidth. Furthermore, this characteristic of the amplifier is sensitive to the parasitic components and the following stage loading. Tuning the external biases of V_{S1} , V_{S2} , V_G and V_P can modify these effects of the overall circuit response. Therefore, it is easy to tune the variation because of the process or other factors. Capacitors C_{B1} and C_{B2} are used as a DC blocking capacitor of the input and output to isolate DC voltage of the previous stage and the following stage.

3 Measurement Results

All transistors in this amplifier have the same

dimensions. The minimum length and width are 0.24um and 40um. Resistance R_G , and R_B are 750 Ω and 120 Ω respectively and capacitance C_N is 0.7PF. The biasing values are $V_{S1}=V_{S2}=1V$, $V_G=1.7V$, $V_P=1.4V$ and the normal supply voltage is 2.5V. Fig. 2 shows the die photo with a die area of 188 × 174 μ m² and the bonding pads are not included. The die area is much less than the one using the on-chip passive spiral inductor. Note that the dc power supplies separating the RF input and output pad is for reducing mutual coupling. In order to measure the circuit, a PCB board is built. All dc bias pads are bonded with PCB board. The RF input/output pads are measured directly through probe station.



Fig. 2 Micrograph of the proposed amplifier



Fig. 3 Measured and simulated of power gain (S21) of proposed amplifier

A network analyzer carries out the measurement of the S-parameters. Capacitors C_{B1} and C_{B2} are used

by the external DC blocking capacitor and the effects between the probe and the connector of network analyzer are calibrated into the network analyzer in which it only considers the internal characteristics of the amplifier. Fig. 3 shows the power gain (S21) of this CMOS amplifier. The amplifier demonstrates the flat power gain of 18dB and 0 to 1.3 GHz bandwidth in the –3dB cutoff frequency. The total dc power consumption is only 18 mW under 2.5V dc power supply.

Unlike the passive inductor where the damping resistor is the main noise producer, the noise in active inductor originates from the thermal noise and the flick noise of MOS transistor channel while the damping resistor is a fictitious one without any noise contribution. In this amplifier's design shown in Fig. 1, the first stage is a common-gate configuration, and the load of the common-gate amplifier is a high-quality active inductor. The final stage is a common-drain configuration. To have a fully understand of noise characteristic of amplifier, the noise analysis of active inductors is therefore important. Eq. (3) derived the noise factor of the high-quality active inductor and is show in Fig. 1.

$$NF \approx 1 + \frac{2R_G}{3C_N} \left(\frac{1}{g_{m2}} + \frac{1}{g_{m1}} + \frac{g_{m3} + g_{dsp}}{g_{m1}^2} \right)$$
(3)

Generally, the noise effects in a common-gate topology include the thermal noise and the flick noise. Thus, the noise factor of the common-gate amplifier can be expressed as Eq. (4).

$$NF \approx \frac{K_N}{C_{ac} fg_{ms2}} \left[\frac{g_{ms1}^2 + g_{ms2}^2}{(WL)_{s2}} + 2 \frac{g_{m2}^2}{(WL)_{m2}} \right] + \frac{2}{3} \left[\frac{g_{ms1} + g_{ms2} + 2g_{m2}}{g_{ms2}^2} \right] \quad (4)$$

where K_N , Cox, and f are a process-dependent constant on the order of 10^{-25} V²F, a gate capacitance, and the operating frequency of MOSFET, respectively. The final stage is a common-drain configuration. The noise factor of this stage is derived in Eq. (5).

$$NF \approx \frac{2}{3} \left(\frac{1}{g_{mB}} + \frac{1}{g_{mB}^2 R_B} \right)$$
 (5)

Thus, the total noise factor of the proposed amplifier is the effect of Eq. (3)-(5). Assuming all transistors' dimension is identical and $g_{m1} = g_{m2} = g_{m3} = g_{mp} = g_{mB} = g_m = \frac{1}{2}g_{ms1} = \frac{1}{2}g_{ms2}$, so the noise factor cab be rewritten as Eq. (6). $NF \approx \frac{1}{f}(\frac{5K_N}{2C_{ax}WL}) + \frac{1}{g_m} + \frac{2}{3}(\frac{1}{g_m} + \frac{1}{g_m^2R_B}) + (1 + \frac{2}{3}\frac{3 + R_G g_{ds}}{C_N g_m})$ (6)

From Eq. (6), the first term in Eq. (6) indicates the noise is significantly affected by flick noise at low frequency. As the frequency is increased, the noise factor can be affected mainly by the thermal noise. Furthermore, a higher g_m can minimize the noise factor of the amplifier. However, in an amplifier design, the used transistor size is the tradeoff between noise factor and total power consumption. The measured noise figure of this amplifier is shown in Fig. 4, and the frequency range is from 0Hz to 3GHz. It indicates that the noise figure is around 10dB in the frequency range of 100MHz and 3GHz, and this noise factor is reasonable in some applications. Fig. 5 shows the two-tone testing results to evaluate the linearity of the amplifier. The injected signals are 0.9GHz and 1.1GHz respectively. The input third-order intercept point (IIP3) is -13dBm. The comparison of this design and other designs is shown in TABLE I and the proposed amplifier has better performance using the proposed high-quality active inductor.



Fig. 4 Measured and simulated of noise figure (NF) of proposed amplifier



Fig. 5 Measured and simulated of input third-order intercept point (IIP3) of proposed amplifier TABLE I COMPARISON WITH OTHER AMPLIFIER DESIGNS

	A. Worapishet ¹⁵	W. Sansen ⁸	C. K. Wang ¹⁴	Y. C. Chen ⁷	This Work
Gain (dB)	21	39	14	10.5	18
Power Consumption (mW)	132	240	30	25	18
Bandwidth (GHz)	5	0.8	0.185	1.7	1.3
Processing (µm)	0.35	1.2	0.8	0.25	0.25

4 Conclusion

In this study, based on the high-quality active inductor, a low power amplifier can achieve 18dB high power gain, 1.3GHz wide bandwidth, $188 \times 174 \mu m^2$ small die area, and 18 mW low power consumption under 2.5V dc power supply.

Acknowledgments

The authors would like to thank National Chip Implementation Center (CIC) for chip fabrication. This work is sponsored by NSC of Taiwan under grant NSC 94-2215-E-159-004.

References:

- [1] G. D. Vendelin, A. M. Pavio, and U. L. Rohde, "Microwave circuit design using linear and nonlinear techniques," (*John Wily & Sons, New York*, 1990)
- [2] T. T. Y. Wong, "Fundamentals of Distributed Amplification," *Norwood, MA: Artech*, 1993
- [3] E. W. Strid and K. R. Gleason, "A DC-12-GHz monolithic GaAs FET distributed amplifier," *IEEE Trans. Microwave Theory Tech.*, vol. 30, pp. 969-975, July 1982
- [4] Y. Ayasli, R. L. Mozzi, J. L. Vorhaus, L. D. Reynolds, and R. A. Pucel, "A monolithic GaAs 1-13-GHz traveling-wave amplifier," *IEEE Trans. Microwave Theory Tech.*, vol. 30, pp.976-981, July 1982
- [5] P. J. Sullivan, B. A. Xavier, and W. H. Ku, "An integrated CMOS distributed amplifier utilizing packaging inductance," *IEEE Trans. Microwave Theory Tech.*, vol. 45, pp. 1969-1975, Oct. 1997
- [6] F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wide-Band CMOS Low-Noise Amplifier Exploiting Thermal Noise canceling," *IEEE Journal of Solid-State Circuits*, Vol. 39, No.2, pp. 275-282, Feb. 2004
- [7] Y. C. Chen and S. S. Lu, "Analysis and Design of CMOS Broadband Amplifier with Dual Feedback Loops," *IEEE ASIC Proceedings Conference*, pp. 245–248, 2002

- [8] F. O. Eynde and W. Sansen, "A CMOS Wideband with 800MHz Gain-Bandwidth," *IEEE Custom Integrated Circuits Conference*, pp. 9.1.1-9.1.4, 1991
- [9] J. Y. C. Chang and A. A. Abidi, "A 750 MHz RF Amplifier in 2-um CMOS," in *Symp. VLSI Circ. Dig. Tech. Papers*, pp. 111-112, 1992
- [10] A. N. Karanicolas, "A 2.7 V 900 MHz CMOS LNA and Mixer," in *ISSCC Dig. Teach. Papers*, pp. 50-51, Feb. 1996
- [11] A. Rofougaran *et al.*, "A 1 GHz CMOS RF Front-end IC with Wide Dynamic Range," in *Proc. ESSCIR*, pp. 250-253, 1995
- [12] J. Carols and M. S. J. Steyaert, "A 1.5 GHz Highly Linear CMOS Down Conversion Mixer," *IEEE Journal of Solid-State Circuits*, Vol. 30, pp. 736-742, July 1995
- [13] M. Rofougaran *et al.*, "A 900Hz CMOS RF Power Amplifier with Programmable output," in *Symp. VLSI Circuits Dig. Tech. Papers*, pp. 133-134, 1994
- [14] C. K. Wang, P. C. Huang, and C. Y. Huang, "A Fully Differential CMOS Transconductance–Transimpedance Wideband Amplifier," *IEEE Trans. On Circuits and Systems-II: Analog and Signal Processing*, Vol. 42, No. 11, Nov. 1995
- [15] A. Worapishet, M. Chongcheawchamnan, and S. Srisathit,"Broadband amplification in CMOS technology using cascaded single-stage distributed amplifier," *Electronics Letts.*, Vol. 38, pp. 675 –676 Jul. 2002
- [16] J. Y. C. Chang, A. A. Abidi, and M. Gaitain, "Large Suspended Inductors on Silicon and Their use in a 2-um CMOS RF Amplifier," *IEEE Electronics Device Lett.*, vol. 14, pp. 246-248, May 1993
- [17] H. M. Greenhouse, "Design of Planar Rectangular Microelectronic Inductors,"*IEEE Trans. Parts, Hybrids and Packaging,* Vol. PHP-10, pp.101-109, June 1974
- [18] S. Lucyszyn and I. D. Robertson, "Monolithic Narrow-Band Filter Using Ultrahigh-Q Tunable Active Inductor," *IEEE Trans. on Microwave Theory and Tech.*, Vol. 42, No. 12, pp. 2617-2622, Dec. 1994
- [19] S. Hara, T. Tokumitsu, T. Tanaka, and M. Aikawa,"Broad-Band Monolithic Microwave Active Inductor and Its Application to Miniaturized Wide-Band Amplifier," *IEEE Trans. on Microwave Theory and Tech.*, Vol. 37, No. 12, pp. 1920-1924, Dec. 1988
- [20] H. Hayashi, M. Muraguchi, Y. Umeda, and T. Enoki, "A High-Q Broad-Bad Active Inductor and Its Application to a Low-Loss Analog Phase

Shifter," *IEEE Trans. on Microwave Theory and Tech.*, Vol. 44, No. 12, pp. 23669-2374, Dec. 1996

- [21] S. Hara, T. Tokumitsu, and M. Aikawa, "Lossless Broad-Band Monolithic Microwave Active Inductor," *IEE Trans. on Microwave Theory and Tech.*, Vol. 37, No. 12, pp. 1979-1983, Dec. 1989
- [22] W. Zhuo, J. Pineda de Gyvez, and E. Sanchez-Sinencio, "Programmable Low Noise Amplifier with Active Inductor Load," *IEEE International Symposium on Circuits and Systems*, vol. 4, pp.365-368, 1998
- [23] U. Yodprasit, J. Ngarmnil, "Q-Enhancement Technique for RF CMOS Active Inductor," *IEEE ISCAS Circuits and systems*, vol. 5, pp. 589-592, 2000
- [24] V. L. Belini and M. A. Romero, "Design of Active Inductor using CMOS Tchnology," *IEEE Proceeding of the 15th Symposium on Integrated Circuits abd Systems Design* pp. 296-301, 2002
- [25] Y. Chang, J. Choma, and J. J. Wills, "A 900MHz Active Inductor LNA with A Band pass Filter," SSMSD'99', Symposium on Mixed-Signal Design, pp.33-36, 1999
- [26] Y. Wu, M. Ismail, and H. Olsson, "CMOS VHF/RF CCO based on active inductors," *Electron Lett.*, Vol. 37, pp. 472-473, 2001
- [27] M. Ismail, P. Wassenaar, and W. Morrison, 'A high speed continuous-time bandpass VHF filter in MOS technology', *Proc. IEEE Int. Sym. On Circuits and Systems*, pp. 1761-1764, 1991
- [28] A. Thanachaynont, and A. Payne, "VHF CMOS integrated active inductor," *Electronics Lett.*, vol. 32, no. 11, pp. 999-1000, May 1996